SPEAR320S datasheet(70/113 Pages) STMICROELECTRONICS

70 / 113 page

Electrical characteristics

SPEAr320S

70/113

Doc ID 022508 Rev 2

4.6

Clocking parameters

4.6.1

Master clock (MCLK)

MCLK generated from a crystal oscillator

Figure 4.

MCLK crystal connection

CL1 and CL2 are the load capacitors.

The value of the capacitors depends on the type of the selected crystal. To calculate the

value of the load capacitance, use the formula given below.

Formula

--------------------------

Where CL1 and CL2 are the load capacitors and CS is the circuit stray capacitance.

In our application:

CL1 = CL2 = Cext

Table 40.

MCLK oscillator characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fosc_in

Oscillator frequency

24(1)

A frequency of 24 MHz is mandatory to obtain the required frequencies for all clocks generated by the USB

PLL (PLL3).

33 (2)

At Max freq = 33 MHz the ESR value has to be less than 20

Ω.

MHz

ESR

Equivalent series

resisistance

Oscillator

transconductance

Startup

19.8

28.5

mA/V

tSU

Startup time

Stabilized power on

MCLK_VDD2V5

2 (3)

Startup time simulated with a 30 MHz crystal.

VDD2V5

24 MHz

CL1

CL2

(1)

MCLK_XI

MCLK_XO

SPEAR320S 数据表(PDF) 70 Page - STMicroelectronics

SPEAR320S 数据表(HTML) 70 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载