数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR320S 数据表(PDF) 16 Page - STMicroelectronics

部件名 SPEAR320S
功能描述  Embedded MPU with ARM926 core for industrial and consumer applications
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR320S 数据表(HTML) 16 Page - STMicroelectronics

Back Button SPEAR320S Datasheet HTML 12Page - STMicroelectronics SPEAR320S Datasheet HTML 13Page - STMicroelectronics SPEAR320S Datasheet HTML 14Page - STMicroelectronics SPEAR320S Datasheet HTML 15Page - STMicroelectronics SPEAR320S Datasheet HTML 16Page - STMicroelectronics SPEAR320S Datasheet HTML 17Page - STMicroelectronics SPEAR320S Datasheet HTML 18Page - STMicroelectronics SPEAR320S Datasheet HTML 19Page - STMicroelectronics SPEAR320S Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 113 page
background image
Device functions
SPEAr320S
16/113
Doc ID 022508 Rev 2
2.8
USB 2.0 Device port (UDC)
SPEAr320S provides a USB 2.0 Device port with integrated PHY.
Main features:
Support for all standard modes:
high-speed mode (USB 2.0, up to 480 Mbps)
full-speed mode (USB 1.1, up to 12 Mbps)
low-speed mode (USB 1.1, up to 1.5 Mbps)
Up to 16 physical endpoints, configurable as different logical endpoints
Internal 4 KB FIFO queue (shared among all the endpoints)
DMA mode, with descriptor-based structures in application memory
Slave-only mode
Support for 8-, 16- and 32-bit wide data transactions on the internal bus
Support for USB plug detection (UPD)
2.9
Fast Ethernet ports (MII/RMII)
SPEAr320S features three multiplexed Ethernet MACs, supporting up to two ports
concurrently.
The three controllers are named:
MII0
RMII0
MII1/RMII1
2.9.1
MII0 Ethernet controller
Main features:
Media independent interface (MII) to an external PHY as defined in the IEEE 802.3u
specification
Support for 10 and 100 Mbps data transfer rates
Support for both full-duplex and half-duplex (CSMA/CD protocol) operating modes
Integrated FIFO queues (4 KB RX, 2 KB TX)
Native DMA with single-channel transmit and receive engines, providing 32-/64-/128-bit
data transfers; DMA provides ring-buffer or linked-list descriptor options.
Programmable Ethernet frame length to support both standard and jumbo frames (with
size up to 16 KB)
Flexible address filtering modes
Statistics counter registers for RMON/MIB
Support for 802.1Q VLAN tagging
Wake-on-LAN support
Automatic padding and CRC generation on transmitted frames



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com