| 数据搜索系统,热门电子元器件搜索 |
|
SPEAR320S 数据表(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320S 数据表(HTML) 21 Page - STMicroelectronics |
|
21 / 113 page ![]() SPEAr320S Device functions Doc ID 022508 Rev 2 21/113 2.15 RS485 port (RS485) SPEAr320S provides an additional UART port specialized for the RS485 standard. Main features: ● Transmit FIFO queue (8-bit data, 16 entries) and receive FIFO queue (12-bit data/status, 16 entries) with disabling option (1-byte buffer depth) ● Speed up to 7 Mbps 2.16 Fast infrared port (IrDA) SPEAr320S provides an infrared interface compliant to the IrDA (Infrared Data Association) standard specification. An external infrared transceiver is assumed. The Fast IrDa controller performs the modulation and demodulation of the infrared signals as well as the wrapping of IrDA link access protocol (IrLAP) frames. Main features: ● Support for the following standards: – IrDA serial infrared physical layer specification (IrPHY), version 1.3 – IrDA link access protocol (IrLAP), version 1.1 ● Support for the following modes and baud rates: – Serial infrared (SIR): 9.6 Kbps, 19.2 Kbps, 38.4 Kbps, 57.6 Kbps, 115.2 Kbps – Medium infrared (MIR): 576 Kbps, 1152 Kbps – Fast infrared (FIR): 4 Mbps ● Support for half-duplex infrared frame transmission and reception ● Interface compliant to all IrDA transceivers with configurable polarity of TX and RX signals ● Integrated CRC algorithm: 16-bit (SIR, MIR), 32-bit (FIR) ● Automatic generation of preamble, start and stop flags ● RZI (return-to-zero inverted) modulation/demodulation scheme for SIR and MIR modes ● 4PPM (4-pulse position modulation) modulation/demodulation scheme for FIR mode ● Synchronization by DPLL in FIR mode ● Payload data transfer controllable by either CPU or DMA controller ● Two clock domains: – Dedicated clock (IRDA_CLK signal) for accurate signal generation (48 MHz) – Independent and variable clock for the bus interface (13 MHz) 2.17 Legacy IEEE 1284 parallel port (SPP) SPEAr320S provides a parallel port (slave mode only) compliant to the legacy IEEE 1284 standard. Main features: ● Unidirectional 8-bit data transfer from external host to SPEAr320S slave ● Additional 9th bit for parity/data/command ● Maskable interrupts for data, device reset, auto line feed |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |