数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR320S 数据表(PDF) 92 Page - STMicroelectronics

部件名 SPEAR320S
功能描述  Embedded MPU with ARM926 core for industrial and consumer applications
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR320S 数据表(HTML) 92 Page - STMicroelectronics

Back Button SPEAR320S Datasheet HTML 88Page - STMicroelectronics SPEAR320S Datasheet HTML 89Page - STMicroelectronics SPEAR320S Datasheet HTML 90Page - STMicroelectronics SPEAR320S Datasheet HTML 91Page - STMicroelectronics SPEAR320S Datasheet HTML 92Page - STMicroelectronics SPEAR320S Datasheet HTML 93Page - STMicroelectronics SPEAR320S Datasheet HTML 94Page - STMicroelectronics SPEAR320S Datasheet HTML 95Page - STMicroelectronics SPEAR320S Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 113 page
background image
Timing requirements
SPEAr320S
92/113
Doc ID 022508 Rev 2
5.11
I2C timing characteristics
The timing characterization is performed using primetime assuming an output load
capacitance of 10 pF on SCL and SDA.
Figure 25.
Output signal waveform for I2C signals
The timings of the high and low level of SCL (tSCLHigh and tSCLLow) are programmable.
The clock-to-output data delay is:
MIN (T(clk+data)min) = 5.9
MAX (T(clk+data)max) = 15
The timings shown in Figure 25 depend on the programmed value of tSCLHigh and tSCLLow.
The values listed in Table 66 to Table 68 have been calculated using the minimum
programmable values of :
High-speed mode: IC_HS_SCL_HCNT= 19 and IC_HS_SCL_LCNT= 53 registers
Fast-speed mode: IC_FS_SCL_HCNT= 99 and IC_FS_SCL_LCNT= 215 registers
Standard-speed mode: IC_SS_SCL_HCNT= 664 and IC_SS_SCL_LCNT=
780 registers
These minimum values depend on the AHB clock frequency, which is 166 MHz.
Note:
1
A device may internally require a hold time of at least 300 ns for the SDA signal (referred to
the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL
(Please refer to the I2C Bus Specification v3-0 Jun 2007). However, the SDA data hold time
in the I2C controller of SPEAr320S is one-clock cycle based (6 ns with the HCLK clock at
166 MHz). This time may be insufficient for some slave devices. A few slave devices may not
receive the valid address due to the lack of SDA hold time and will not acknowledge even if
the address is valid. If the SDA data hold time is insufficient, an error may occur.
2
Workaround: If a device needs more SDA data hold time than one clock cycle, an RC delay
circuit is needed on the SDA line as illustrated in Figure 26.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com