AD6652BBC datasheet(70/76 Pages) AD

70 / 76 page

AD6652

Rev. 0 | Page 70 of 76

s output on Link Port A. When

RCF according to

Bits 1 and 2.

Bit 1 has two different meanings, depending on whether data is

coming from the AGCs or from the RCFs. When data is coming

from the RCFs (Bit 0 = 0), Bit 1 selects between two and four

channel data mode. Bit 1 = 1 indicates that Link Port A

transmits RCF IQ words alternately from Channels 0 and 1.

When Bit 1 = 1, Link Port A outputs RCF IQ words from each

of the four channels in succession: 0, 1, 2, 3. However, when

AGC data is selected (Bit 0 = 1), Bit 1 selects the AGC data

output mode. In this mode, when Bit 1 = 1, Link Port A outputs

it 0 = 0), then this

rammable delay value for Link Port A

ing frequency and

nd the TigerSHARC link port.

lel

t data modes for interfacing with DSPs or

from the RCF according

to the format specified by Bits 1–4. When Bit 0 = 1, Parallel

Port B outputs the data from the AGCs according to the format

specified by Bits 1 and 2.

In AGC mode, Bit 0 = 1 and Bit 1 determines if Parallel Port B is

able to output data from AGC A. Bit 2 determines if Parallel

Port B is able to output data from AGC B. The order of output

depends on the rate of triggers from each AGC, which in turn is

determined by the decimation rate of the channels feeding it. In

channel mode, Bit 0 = 0 and Bits 1–4 determine which

combination of the four processing channels is output. The

output order depends on the rate of triggers received from each

channel, which is determined by the decimation rate of each

This means that I and Q data are interleaved and the IQ indica-

tor pin determines whether data on the port is I data or Q data.

When Bit 5 = 1, Parallel Port B is outputting an 8-bit I word and

an 8-bit Q word at the same time, and the IQ indicator pins are

high.

0x1D: Link Port Control B

Data is output through either a parallel port interface or a link

port interface. The link port provides an efficient data link

between the AD6652 and a TigerSHARC DSP and can be

enabled by setting 0x1D, Bit 7 = 1.

Bit 0 selects which data is output on Link Port B. When

Bit 0 = 0, Link Port B outputs data from the RCF according to

the format specified by Bit 1. When Bit 0 = 1, Link Port B

outputs the data from the AGCs according to the format

cif

Bit 1

com

from

channel data mode. Bit 1 = 1 indicates that Link Port A

transmits RCF IQ words alternately from Channels 0 and 1.

When Bit 1 = 1, Link Port B outputs RCF IQ words from each

of the four channels in succession: 0, 1, 2, 3. However, when

AGC data is selected (Bit 0 = 1), Bit 1 selects the AGC data

output mode. In this mode, when Bit 1 = 1, Link Port B outputs

AGC B IQ and gain words. With this mode, gain words must be

included by setting Bit 2 = 0. However, if Bit 0 = Bit 1 = 0, then

AGC A and B are alternately output on Link Port B and the

inclusion or exclusion of the gain words is determined by Bit 2.

two

word

quad

bit c

Bits

lue for Link Port B

between the time the link port receives a data ready from the

receiver and the time it transmits the first data-word. The link

port must wait at least six cycles of the receiver’s clock, so this

value allows the user to use clocks of differing frequency and

phase for the AD6652 link port and the TigerSHARC link port.

For details on the limitations and relationship of these clocks,

see the Link Port section.

Bit 0 selects which data i

Bit 0 = 0, Link Port A outputs data from the

the format specified by Bit 1. When Bit 0 = 1, Link Port A

outputs the data from the AGCs according to the format

specified by

AGC A IQ and gain words. With this mode, gain words must

included by setting Bit 2 = 0. However, if Bit 0 = Bit 1 = 0, the

AGC A and AGC B are alternately output on Link Port A and

the inclusion or exclusion of the gain words is determined by

Bit 2.

Bit 2 determines if RSSI words are included or not in the data

output. If Bit 1 = 1, Bit 2 = 0. Because the RSSI words are only

two bytes long and the IQ words are four bytes long, the RSS

words are padded with zeros to give a full 16-byte TigerSHARC

quad-word. If AGC output is not selected (B

bit can be any value.

Bits 6–3 specify the prog

between the time the link port receives a data ready from the

receiver and the time it transmits the first data-word. The link

port must wait at least 6 cycles of the receiver’s clock, so this

value allows the user to use clocks of differ

phase for the AD6652 link port a

For details on the limitations and relationship of these clocks,

see the Link Port section.

0x1C: Parallel Port Control B

Data is output through either a parallel port interface or a lin

port interface. When 0x1D, Bit 7 = 0, the use of Link Port B is

disabled and the use of Parallel Port B is enabled. The paral

port provides differen

FPGAs.

Bit 0 selects which data is output on Parallel Port B. When

Bit 0 = 0, Parallel Port B outputs data

channel. The channel output indicator pins can be used to

determine which data came from which channel.

Bit 5 determines the format of the output data words. When

Bit 5 = 0, Parallel Port B outputs 16-bit words on its 16-bit bus.

spe

ied by Bits 1 and 2.

has two different meanings that depend on whether data is

ing from the AGCs or from the RCFs. When data is comi

the RCFs (Bit 0 = 0), Bit 1 selects between two and four

Bit 2 determines whether gain words are included in the data

ou ut. If Bit 1 = 1, Bit 2 = 0. Because the gain words are only

bytes long and the IQ words are four bytes long, the gain

s are padded with zeros to give a full 16-byte TigerSHARC

-word. If AGC output is not selected (Bit 0 = 0), then this

an be any value.

6–3 specify the programmable delay va

AD6652BBC 数据表(PDF) 70 Page - Analog Devices

AD6652BBC 数据表(HTML) 70 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载