AR8327-AL1A-R datasheet(293/394 Pages) ETC2

293 / 394 page

Atheros Communications, Inc.

AR8327/AR8327N Seven-port Gigabit Ethernet

Switch

•

293

3.7.136 ACL_RATE_CTRL0_26

Address 0x0AD0

SFT&HW RST

Table 3-287, “ACL_26 Rate Limit Control Register 0,” on page 293 summerizes the

ACL_RATE_CTRL0_26 Register 0

Table 3-287.

ACL_26 Rate Limit Control Register 0

3.7.137 ACL_RATE_CTRL1_26

Address 0x0AD4

SFT&HW RST

R/W

ACL_RATE_UNIT_25

1: Packets/ 0: bytes

R/W

ACL_CF_25

Coupling flag for ingress rate limit

R/W

ACL_CM_25

Color mode for ingress rate limit

19:18

R/O

2'b01

ACL_RATE_TIME_SLOT_25

ACL Ingress rate limit control timer

slot.

2'b00: 100us;

2'b01: 1ms

2'b10: 10ms

2'b11: 100ms

Notes: if port rate limit set to less than

96kbps, don't select 100us as time slot

17:15

R/W

ACL_EBS_25

Excess burst size for ingress rate limit

14:0

R/O

0x7FFF

ACL_EIR_25

Ingress Rate Limit for all priority.

Rate is limited to times of 32kbps.

Default 15'h7FFF is for disable rate

limit for ingress. if these bits are set to

15'h0, no frame should be received in

from this port.

Bit

R/W

Inital

Value

Mnemonic

Description

Bit

R/W

Inital

Value

Mnemonic

Description

31:18

R/O

RESERVED

17:15

R/W

ACL_CBS_26

Commited burst size for ingress rate limit

14:0

R/W

0x7FFF

ACL_CIR_26

Ingress Rate Limit for all priority.

Rate is limited to times of 32kbps.

Default 15'h7FFF is for disable rate limit for

ingress. if these bits are set to 15'h0, no frame

should be received in from this port.

AR8327-AL1A-R 数据表(PDF) 293 Page - List of Unclassifed Manufacturers

AR8327-AL1A-R 数据表(HTML) 293 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载