数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DS31256 数据表(PDF) 117 Page - Maxim Integrated Products

部件名 DS31256
功能描述  256-Channel, High-Throughput HDLC Controller
PDF  183 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

DS31256 数据表(HTML) 117 Page - Maxim Integrated Products

Back Button DS31256 Datasheet HTML 113Page - Maxim Integrated Products DS31256 Datasheet HTML 114Page - Maxim Integrated Products DS31256 Datasheet HTML 115Page - Maxim Integrated Products DS31256 Datasheet HTML 116Page - Maxim Integrated Products DS31256 Datasheet HTML 117Page - Maxim Integrated Products DS31256 Datasheet HTML 118Page - Maxim Integrated Products DS31256 Datasheet HTML 119Page - Maxim Integrated Products DS31256 Datasheet HTML 120Page - Maxim Integrated Products DS31256 Datasheet HTML 121Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 183 page
background image
DS31256 256-Channel, High-Throughput HDLC Controller
117 of 183
The transmit DMA reads from the transmit pending-queue descriptor circular queue which data buffers
and their associated descriptors are ready for transmission. A set of internal addresses within the device
that are accessed by both the host and the DMA keep track of the circular queue addresses in the transmit
pending queue. On initialization, the host configures all of the registers shown in Table 9-J. After
initialization, the DMA only writes to (changes) the read pointers and the host only writes to the write
pointers.
Empty Case
The transmit pending queue is considered empty when the read and write pointers are identical.
Transmit Pending-Queue Empty State
empty descriptor
empty descriptor
empty descriptor
read pointer >
empty descriptor
< write pointer
empty descriptor
empty descriptor
empty descriptor
Full Case
The transmit pending queue is considered full when the read pointer is ahead of the write pointer by one
descriptor. Therefore, one descriptor must always remain empty.
Transmit Pending-Queue Full State
valid descriptor
valid descriptor
empty descriptor
< write pointer
read pointer >
valid descriptor
valid descriptor
valid descriptor
valid descriptor
Table 9-J. Transmit Pending-Queue Internal Address Storage
REGISTER
NAME
ADDRESS
Transmit Pending-Queue Base Address 0 (lower word)
TPQBA0
0800h
Transmit Pending-Queue Base Address 1 (upper word)
TPQBA1
0804h
Transmit Pending-Queue Host Write Pointer
TPQWP
080Ch
Transmit Pending-Queue DMA Read Pointer
TPQRP
0810h
Transmit Pending-Queue End Address
TPQEA
0808h
Note: Transmit free-queue end address is not an absolute address. The absolute end address is “Base + TPQEA.”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com