数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DS31256 数据表(PDF) 149 Page - Maxim Integrated Products

部件名 DS31256
功能描述  256-Channel, High-Throughput HDLC Controller
PDF  183 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

DS31256 数据表(HTML) 149 Page - Maxim Integrated Products

Back Button DS31256 Datasheet HTML 145Page - Maxim Integrated Products DS31256 Datasheet HTML 146Page - Maxim Integrated Products DS31256 Datasheet HTML 147Page - Maxim Integrated Products DS31256 Datasheet HTML 148Page - Maxim Integrated Products DS31256 Datasheet HTML 149Page - Maxim Integrated Products DS31256 Datasheet HTML 150Page - Maxim Integrated Products DS31256 Datasheet HTML 151Page - Maxim Integrated Products DS31256 Datasheet HTML 152Page - Maxim Integrated Products DS31256 Datasheet HTML 153Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 183 page
background image
DS31256 256-Channel, High-Throughput HDLC Controller
149 of 183
Figure 11-3. Configuration Mode
11.1.1
PCI Bridge Mode
In PCI bridge mode, data from the PCI bus can be transferred to the local bus. The local bus acts as a
“master” and creates all the necessary signals to control the bus. The user must configure the local bus
bridge mode control register (LBBMC), which is described in Section 11.2.
With 20 address lines, the local bus can address 1MB address space. The host on the PCI bus determines
where to map this 1MB address space within the 32-bit address space of the PCI bus by configuring the
base address in the PCI configuration registers (Section 10).
Bridge Mode 8-Bit and 16-Bit Access
During a bus access by the host, the local bus can determine how to map the four possible byte positions
from/to the PCI bus to/from the local bus data bus (LD) pins by examining the
PCBE signals and the
local bus width (LBW) control bit that resides in the local bus bridge mode control (LBBMC) register. If
the local bus is used as an 8-bit bus (LBW = 1), then the host must only assert one of the
PCBE signals.
The PCI data is mapped to/from the LD[7:0] signal lines; the LD[15:0] signal lines remain inactive. The
local bus block drives the A0 and A1 address lines according to the assertion of the
PCBE signals by the
host. See Table 11-B for details. If the host asserts more than one of the
PCBE signals when the local bus
is configured as an 8-bit bus, then the local bus rejects the access and the PCI block returns a target abort
to the host. See Section 10 for details about a target abort.
T1 / E1
Framer or
Transceiver
Local Bus
DS31256
Host
Processor
and Main
Memory
PCI /
Custom
Bus
CPU Configures and
Monitors Ds31256
Local RAM &
ROM
No
Access
Allowed
Only Used to
Transfer HDLC
Data
T1 / E1
Framer or
Transceiver
T1 / E1
Framer or
Transceiver
T1 / E1
Framer or
Transceiver



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com