数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

EDB8164B4PR-1DITF-R 数据表(PDF) 40 Page - Micron Technology

部件名 EDB8164B4PR-1DITF-R
功能描述  216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM Features
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICRON [Micron Technology]
网页  http://www.micron.com
标志 MICRON - Micron Technology

EDB8164B4PR-1DITF-R 数据表(HTML) 40 Page - Micron Technology

Back Button EDB8164B4PR-1DITF-R Datasheet HTML 36Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 37Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 38Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 39Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 40Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 41Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 42Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 43Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 44Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 152 page
background image
4. If ZQ is connected to VSS through RZQ, either the ZQ calibration function (see MODE
REGISTER WRITE command) or default calibration (through the ZQRESET command) is
supported. If ZQ is connected to VDD2, the device operates with default calibration, and
ZQ calibration commands are ignored. In both cases, the ZQ connection must not
change after power is supplied to the device.
5. LPDDR2 devices that do not support calibration shall ignore the ZQ Calibration com-
mand.
6. Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate
RZQ pin connection.
Table 36: MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh)
OP7
OP6
OP5
OP4
OP3
OP2
OP1
OP0
Reserved
Table 37: MR16 PASR Bank Mask (MA[7:0] = 010h)
OP7
OP6
OP5
OP4
OP3
OP2
OP1
OP0
Bank mask (4-bank or 8-bank)
Table 38: MR16 Op-Code Bit Definitions
Feature
Type
OP
Definition
Bank[7:0] mask
Write-only
OP[7:0]
0b: refresh enable to the bank = unmasked (default)
1b: refresh blocked = masked
Note:
1. For 4-bank devices, only OP[3:0] are used.
Table 39: MR16 Bank and OP corresponding table
Feature
Type
OP
4-Bank Mask
8-Bank Mask
Bank #
Bank
Address
Bank #
Bank
Address
Bank[7:0] mask
Write-only
0
Bank 0
000b
Bank 0
000b
1
Bank 1
001b
Bank 1
001b
2
Bank 2
010b
Bank 2
010b
3
Bank 3
011b
Bank 3
011b
4
–
–
Bank 4
100b
5
–
–
Bank 5
101b
6
–
–
Bank 6
110b
7
–
–
Bank 7
111b
Note:
1. Each bank can be masked independently by setting each OP value.
216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM
Mode Register Definition
09005aef85eb530a
216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN
40
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com