26HS01GTAM03 datasheet(84/166 Pages) INFINEON

84 / 166 page

Datasheet

84 of 166

002-12337 Rev. *Y

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

HYPERBUS™ interface, 1.8V/3.0V

Features

This reset sequence is not intended to be used at normal power on, but to be used only when the device is not

responding to the system. This reset sequence will be operational from any state that the device may be in.

Hence, CS# signaling reset is useful for packages that don't support a RESET# pin to provide behavior identical

to Hardware Reset.

Figure 44

CS# signaling reset protocol

4.15.4

Software reset - SPI only

Software controlled Reset transaction restores the device to its initial power up state, by reloading Volatile

registers from nonvolatile default values except the protection registers. A reset transaction (SFRST_0_0) is

executed when CS# is brought HIGH at the end of the transaction and requires tSRtime to execute. See Table 129

for timing specifications.

The Reset Enable (SRSTE_0_0) transaction is required immediately before a Reset transaction (SFRST_0_0) such

that a software reset is a sequence of the two transactions. Any transaction other than SFRST_0_0 following the

SRSTE_0_0 transaction will clear the reset enable condition and prevent a later SFRST_0_0 transaction from

being recognized.

The Reset (SFRST_0_0) transaction immediately following a SRSTE_0_0 transaction, initiates the software reset

process. During software reset, only RDSR1_4_0 and RDARG_4_0 of Status Register 1 are supported operations

as long as the volatile and nonvolatile configuration states of the device are the same. if the configuration state

is changing during software reset, reading Status Register 1 should only be done after the software reset time has

elapsed.

The software reset is independent of the state of RESET#. If RESET# is HIGH or Unconnected, and the software

reset transactions are issued, the device will perform software reset.

4.15.4.1

Software reset related registers and transactions

Table 62

Software reset related registers and transactions

Related registers

(see Section 5.3 Legacy (x1) SPI registers on page 106)

Related SPI transactions

(see Table 122 on page 137)

N/A

Software Reset Enable (SRSTE_0_0)

Software Reset (SFRST_0_0)

26HS01GTAM03 数据表(PDF) 84 Page - Infineon Technologies AG

26HS01GTAM03 数据表(HTML) 84 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载