| 数据搜索系统,热门电子元器件搜索 |
|
26HS01GTAM03 数据表(PDF) 89 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
26HS01GTAM03 数据表(HTML) 89 Page - Infineon Technologies AG |
|
89 / 166 page ![]() Datasheet 89 of 166 002-12337 Rev. *Y 2022-01-18 256Mb/512Mb/1Gb SEMPER™ Flash HYPERBUS™ interface, 1.8V/3.0V Registers 5Registers Registers are small groups of storage cells used to configure as well as report the status of the device operations. HL-T/HS-T family of devices use separate nonvolatile and volatile storage groups to implement the different register bit types for legacy compatibility as well as new functionality. Each register is organized as a group of volatile bits with associated nonvolatile bits (if permanence is required). During power-up, hardware reset or software reset, the data in the nonvolatile bits of the register is transferred to the volatile bits to provide the default state of the volatile bits. When writing new data to nonvolatile bits of the register, the volatile bits are also updated with the new data. However, when writing new data to the Volatile Register bits the nonvolatile bits retain the old data. The register structure is shown in Figure 50. Figure 50 Register structure Figure 51 Data movement within register components Note that SEMPER™ Flash with HYPERBUS™ interface uses a separate register set for each interface type: HYPERBUS™ and Legacy (x1) SPI. Both register sets must be configured for their respective interface operation. (example) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |