SPC58EG80C3 datasheet(57/139 Pages) STMICROELECTRONICS

57 / 139 page

DS11758 Rev 6

57/139

SPC584Gx, SPC58EGx, SPC58NGx

Electrical characteristics

DNL(6)

Differential non-linearity

std. mode

Standard frequency mode,

VDD_HV_ADV > 4 V

VDD_HV_ADR_S > 4 V

–1

LSB

(10b)

High frequency mode,

VDD_HV_ADV > 4 V

VDD_HV_ADR_S > 4 V

–1

1. Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal

sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within

the sampling window. Refer to Figure 8 for models of the internal ADC circuit, and the values to use in external RC sizing

and calculating the sampling window duration.

2. IADCREFH and IADCREFL are independent from ADC clock frequency. It depends on conversion rate: consumption is driven

by the transfer of charge between internal capacitances during the conversion.

3. Current parameter values are for a single ADC.

4. All channels of all SAR-ADC12bit and SAR-ADC10bit are impacted with same degradation, independently from the ADC

and the channel subject to current injection.

5. TUE is granted with injection current within the range defined in Table 26, for parameters classified as T and D.

6. DNL is granted with injection current within the range defined in Table 26, for parameters classified as T and D.

Table 28. ADC-Comparator electrical specification (continued)

Symbol

Parameter

Conditions

Value

Unit

Min

Max

SPC58EG80C3 数据表(PDF) 57 Page - STMicroelectronics

SPC58EG80C3 数据表(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载