数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC58EG80C3 数据表(PDF) 62 Page - STMicroelectronics

部件名 SPC58EG80C3
功能描述  32-bit Power Architecture microcontroller for automotive ASIL-D applications
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC58EG80C3 数据表(HTML) 62 Page - STMicroelectronics

Back Button SPC58EG80C3 Datasheet HTML 58Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 59Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 60Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 61Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 62Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 63Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 64Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 65Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 139 page
background image
Electrical characteristics
SPC584Gx, SPC58EGx, SPC58NGx
62/139
DS11758 Rev 6
8. Total receiver startup time from power down to normal mode is tSTRT_BIAS + tPD2NM_RX + 2 peripheral bridge clock periods.
9. Total receiver startup time from power down to sleep mode is tPD2SM_RX + 2 peripheral bridge clock periods. Bias block re-
mains enabled in sleep mode.
10. Absolute min = 0.15 V – (285 mV/2) = 0 V
11. Absolute max = 1.6 V + (285 mV/2) = 1.743 V
12. Value valid for LFAST mode. The LXRXOP[0] bit in the LFAST LVDS Control Register (LCR) must be set to one to ensure
proper LFAST receive timing.
13. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions.
Table 31. LFAST transmitter electrical characteristics(1),(2),(3)
Symbol
C
Parameter
Conditions
Value
Unit
Min
Typ
Max
fDATA
SR D
Data rate
—
—
—
320
Mbps
VOS
CC P
Common mode voltage
—
1.08
—
1.32
V
|
ΔVOD|CC P
Differential output voltage swing
(terminated)(4),(5)
—
110
—
285
mV
tTR
CC T
Rise time from -|
ΔVOD(min)| to
+|
ΔVOD(min)|. Fall time from
+|
ΔVOD(min)| to -|ΔVOD(min)|
—
0.26
—
1.25
ns
CL
SR D
External lumped differential load
capacitance(4)
VDD_HV_IO = 4.5 V
—
—
6.0
pF
VDD_HV_IO = 3.0 V
—
—
4.0
ILVDS_TX CC C
Transmitter DC current consumption
Enabled
—
—
3.6
mA
IPIN_TX
CC D
Transmitter DC current sourced through
output pin
—
1.1
2.85
mA
1. This table is applicable to LFAST LVDS pads used in LFAST configuration (SIUL2_MSCR_IO_n.ODC=101).
2. The LFAST and High-Speed Debug LFAST pad electrical characteristics are based on worst case internal capacitance
values shown in Figure 12.
3. All LFAST and High-Speed Debug LVDS pad electrical characteristics are valid from -40 °C to 150 °C.
4. Valid for maximum data rate fDATA. Value given is the capacitance on each terminal of the differential pair, as shown in
Figure 12.
5. Valid for maximum external load CL.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com