数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC58EG80C3 数据表(PDF) 93 Page - STMicroelectronics

部件名 SPC58EG80C3
功能描述  32-bit Power Architecture microcontroller for automotive ASIL-D applications
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC58EG80C3 数据表(HTML) 93 Page - STMicroelectronics

Back Button SPC58EG80C3 Datasheet HTML 89Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 90Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 91Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 92Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 93Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 94Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 95Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 96Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 97Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 139 page
background image
DS11758 Rev 6
93/139
SPC584Gx, SPC58EGx, SPC58NGx
Electrical characteristics
106
Figure 30. DSPI PCS strobe (PCSS) timing (master mode)
4.17.2.2
Slave mode timing
PCSx
PCSS
tPCSC
tPASC
Table 49. DSPI CMOS slave timing — full duplex — normal and modified transfer formats
(MTFE = 0/1)
#
Symbol
C
Characteristic
Condition
Min
Max
Unit
Pad Drive
Load
1tSCK
CC
D SCK Cycle Time(1)
——
62
ns
2tCSC
SR
D SS to SCK Delay(1)
——
16
ns
3tASC
SR
D SCK to SS Delay(1)
——
16
ns
4tSDC
CC
D SCK Duty Cycle(1)
——
30
ns
5tA
CC
D
Slave Access Time(1) (2) (3)
(SS active to SOUT driven)
Very
strong
25 pF
50
ns
Strong
50 pF
50
ns
Medium
50 pF
60
ns
6tDIS
CC
D
Slave SOUT Disable Time(1)
(2) (3)
(SS inactive to SOUT High-
Z or invalid)
Very
strong
25 pF
5
ns
Strong
50 pF
5
ns
Medium
50 pF
10
ns
9tSUI
CC
D
Data Setup Time for
Inputs(1)
——
10
ns
10
tHI
CC
D Data Hold Time for Inputs(1)
——
10
ns
11
tSUO
CC
D
SOUT Valid Time(1) (2) (3)
(after SCK edge)
Very
strong
25 pF
30
ns
Strong
50 pF
30
ns
Medium
50 pF
50
ns
12
tHO
CC
D
SOUT Hold Time(1) (2) (3)
(after SCK edge)
Very
strong
25 pF
2.5
ns
Strong
50 pF
2.5
ns
Medium
50 pF
2.5
ns
1. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL voltage thresholds.
2. All timing values for output signals in this table, are measured to 50% of the output voltage.
3. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com