SPC58EG80C3 datasheet(64/139 Pages) STMICROELECTRONICS

部件名	SPC58EG80C3

功能描述	32-bit Power Architecture microcontroller for automotive ASIL-D applications

PDF	139 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

64 / 139 page

Electrical characteristics

SPC584Gx, SPC58EGx, SPC58NGx

64/139

DS11758 Rev 6

ΔPERREF SR

Input reference clock jitter (peak to peak)

Single period,

fRF_REF =20 MHz

——

350

Long term,

fRF_REF =20 MHz

-500

—

500

ΔPEREYE CC T

Output Eye Jitter (peak to peak)(5)

——

—

400

1. The specifications in this table apply to both the interprocessor bus and debug LFAST interfaces.

2. If the input frequency is lower than 20 MHz, it is required to set a input division factor of 1.

3. The 320 MHz frequency is achieved with a 20 MHz reference clock.

4. The total lock time is the sum of the coarse lock time plus the programmable lock delay time 2 clock cycles of the peripheral

bridge clock that is connected to the PLL on the device (to set the PLL enable bit).

5. Measured at the transmitter output across a 100

Ω termination resistor on a device evaluation board. See Figure 12.

Table 32. LFAST PLL electrical characteristics(1) (continued)

Symbol

Parameter

Conditions

Value

Unit

Min

Typ

Max

SPC58EG80C3 数据表(PDF) 64 Page - STMicroelectronics

SPC58EG80C3 数据表(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载