数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC58EG80C3 数据表(PDF) 103 Page - STMicroelectronics

部件名 SPC58EG80C3
功能描述  32-bit Power Architecture microcontroller for automotive ASIL-D applications
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC58EG80C3 数据表(HTML) 103 Page - STMicroelectronics

Back Button SPC58EG80C3 Datasheet HTML 99Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 100Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 101Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 102Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 103Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 104Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 105Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 106Page - STMicroelectronics SPC58EG80C3 Datasheet HTML 107Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 139 page
background image
DS11758 Rev 6
103/139
SPC584Gx, SPC58EGx, SPC58NGx
Electrical characteristics
106
Figure 43. TxD Signal propagation delays
4.17.4.3
RxD
Table 58. TxD output characteristics
Symbol
C
Characteristic(1),(2)
Value
Unit
Min
Max
dCCTxAsym
CC D
Asymmetry of sending CC at 25 pF load
(= dCCTxD50% − 100 ns)
–2.45
2.45
ns
dCCTxDRISE25+dCCTxDFALL25 CC
D Sum of Rise and Fall time of TxD signal at the
output pin(3)
—9(4)
ns
D—
9(5)
dCCTxD01
CC D
Sum of delay between Clk to Q of the last FF
and the final output buffer, rising edge
—25
ns
dCCTxD10
CC D
Sum of delay between Clk to Q of the last FF
and the final output buffer, falling edge
—25
ns
1. TxD pin load maximum 25 pF.
2. Pad configured as VERY STRONG.
3. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire
temperature range of the device has been taken into account.
4. VDD_HV_IO = 5.0 V ± 10%, Transmission line Z = 50 ohms, tdelay = 1 ns, CL = 10 pF.
5. VDD_HV_IO = 3.3 V ± 10%, Transmission line Z = 50 ohms, tdelay = 0.6 ns, CL = 10 pF.
dCCTxD10
dCCTxD01
TxD
PE_Clk
*
* FlexRay Protocol Engine Clock
Table 59. RxD input characteristics
Symbol
C
Characteristic
Value
Unit
Min
Max
C_CCRxD
CC D Input capacitance on RxD pin
7
pF
uCCLogic_1
CC D Threshold for detecting logic high
35
70
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com