数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32H7B3AI 数据表(PDF) 113 Page - STMicroelectronics

部件名 STM32H7B3AI
功能描述  32-bit Arm® Cortex®-M7 280 MHz MCUs, 2-Mbyte flash memory, 1.4-Mbyte RAM, 46 com. and analog interfaces, SMPS, crypto
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32H7B3AI 数据表(HTML) 113 Page - STMicroelectronics

Back Button STM32H7B3AI Datasheet HTML 109Page - STMicroelectronics STM32H7B3AI Datasheet HTML 110Page - STMicroelectronics STM32H7B3AI Datasheet HTML 111Page - STMicroelectronics STM32H7B3AI Datasheet HTML 112Page - STMicroelectronics STM32H7B3AI Datasheet HTML 113Page - STMicroelectronics STM32H7B3AI Datasheet HTML 114Page - STMicroelectronics STM32H7B3AI Datasheet HTML 115Page - STMicroelectronics STM32H7B3AI Datasheet HTML 116Page - STMicroelectronics STM32H7B3AI Datasheet HTML 117Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 238 page
background image
Symbol
Parameter
Conditions
Min(1) Typ(1) Max(1) Unit
Jitter
Cycle-to-cycle jitter
fVCO_OUT = 560 MHz
±ps
-
15
-
Long term jitter
Normal mode (f PLL_IN = 2 MHz), fVCO_OUT = 560 MHz
-
±0.2
-
%
Normal mode (f PLL_IN = 16 MHz), fVCO_OUT = 560 MHz
-
±0.8
-
Sigma-delta mode (f PLL_IN = 2 MHz), fVCO_OUT = 560 MHz
-
±0.2
-
Sigma-delta mode (f PLL_IN = 16 MHz), fVCO_OUT = 560 MHz
-
±0.8
-
IDD(PLL)
PLL power consumption
fVCO_OUT = 560 MHz
VDD
-
330
420
µA
VCORE
-
630
-
fVCO_OUT = 128 MHz
VDD
-
155
230
VCORE
-
170
-
1. Guaranteed by design, unless otherwise specified.
2. This value must be limited to the maximum frequency due to the product limitation.
3. Guaranteed by characterization results.
Table 56. PLL characteristics (medium VCO frequency range)
Symbol
Parameter
Conditions
Min(1)
Typ(1)
Max(1)
Unit
fPLL_IN
PLL input clock
-
1
-
2
MHz
PLL input clock duty cycle
-
10
-
90
%
fPLL_OUT
PLL multiplier output clock P, Q, R
VOS0
1.17
-
210
MHz
VOS1
1.17
-
210
VOS2
1.17
-
160(2)
VOS3
1.17
-
88(2)
fVCO_OUT PLL VCO output
-
150
-
420
tLOCK
PLL lock time
Normal mode
-
45
80(3)
µs
Sigma-delta mode
forbidden
Jitter
Cycle-to-cycle jitter
fVCO_OUT = 150 MHz
-
-
60
-
±ps
fVCO_OUT = 200 MHz
-
-
40
-
fVCO_OUT = 400 MHz
-
-
18
-
fVCO_OUT = 420 MHz
-
-
15
-
Period jitter
fVCO_OUT = 150 MHz
fPLL_OUT = 50 MHz
-
75
-
±-ps
fVCO_OUT = 400 MHz
-
25
-
Long term jitter
Normal mode, fVCO_OUT = 400 MHz
-
±0.2
-
%
IDD(PLL)
PLL power consumption on VDD
fVCO_OUT = 420 MHz
VDD
-
275
360
µA
VCORE
-
450
-
fVCO_OUT = 150 MHz
VDD
-
160
240
VCORE
-
165
-
1. Guaranteed by design, unless otherwise specified.
2. This value must be limited to the maximum frequency due to the product limitation.
3. Guaranteed by characterization results.
STM32H7B3xI
Operating conditions
DS13139 - Rev 8
page 113/238



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com