CS5535 datasheet(115/555 Pages) NSC

115 / 555 page

Revision 0.8

115

www.national.com

4.10 SYSTEM MANAGEMENT BUS CONTROLLER

The System Management Bus (SMB) Controller is a two-

wire synchronous serial interface compatible with the Sys-

tem Management Bus physical layer. The SMB Controller

is also compatible with Intel's SMBus and Philips’ I2C. The

SMB Controller can be configured as a bus master or

slave, and can maintain bidirectional communication with

both multiple master and slave devices. As a slave device,

the SMB Controller may issue a request to become the bus

master.

The SMB Controller allows easy interfacing to a wide range

low-cost

memories

and

I/O

devices,

including:

EEPROMs, SRAMs, timers, ADC, DAC, clock chips, and

peripheral drivers.

This chapter describes the general SMB Controller func-

tional block. A device may include a different implementa-

tion.

A block diagram of the System Management Bus (SMB)

Controller is shown Figure 4-22.

The SMB Controller is upward compatible with previous

industry standard two-wire interfaces as detailed in Table 4-

17 on page 116.

The SMB Controller’s protocol uses a two-wire interface for

bidirectional communication between the ICs connected to

the bus. The two interface lines are the Serial Data Line

(SDL) and the Serial Clock Line (SCL). These lines should

be connected to a positive supply via an internal or external

pull-up resistor, and remain high even when the bus is idle.

Each IC has a unique address and can operate as a trans-

mitter or a receiver (though some peripherals are only

receivers).

During data transactions, the master device initiates the

transaction, generates the clock signal, and terminates the

transaction. For example, when the SMB Controller ini-

tiates a data transaction with an attached SMB compliant

peripheral, the SMB Controller becomes the master. When

the peripheral responds and transmits data to the SMB

Controller, their master/slave (data transaction initiator and

clock generator) relationship is unchanged, even though

their transmitter/receiver functions are reversed.

Figure 4-22. SMB Block Diagram

Data In

Local Bus Interface

CCU

PIC

Busy

IRQ

Clock

I/O Enable

Data Out

Clock Out

SMB Controller

CS5535 数据表(PDF) 115 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 115 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载