数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GD32F310 数据表(PDF) 41 Page - GigaDevice Semiconductor (Beijing) Inc.

部件名 GD32F310
功能描述  Arm® Cortex®-M4 32-bit MCU
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
网页  http://www.gigadevice.com/
标志 GIGADEVICE - GigaDevice Semiconductor (Beijing) Inc.

GD32F310 数据表(HTML) 41 Page - GigaDevice Semiconductor (Beijing) Inc.

Back Button GD32F310 Datasheet HTML 37Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 38Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 39Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 40Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 41Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 42Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 43Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 44Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 45Page - GigaDevice Semiconductor (Beijing) Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 81 page
background image
GD32F310xx Datasheet
40
VDD
Supply voltage
—
2.6
3.3
3.6
V
VDDA
Analog supply voltage
Same as VDD
2.6
3.3
3.6
V
VBAT
Battery supply voltage
—
1.8(2)
—
3.6
V
(1)
Based on characterization, not tested in production.
(2)
In the application which VBAT supply the backup domains, if the VBAT voltage drops below the minimum value,
when VDD is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL
again.
Figure 4-1. Recommended power supply decoupling capacitors(1)
100 nF
VBAT
VSS
N * VDD
VSS
4.7
μF + N * 100 nF
10 nF
VDDA
VSSA
1
μF
(1)
All decoupling capacitors need to be as close as possible to the pins on the PCB board. More details refer to
AN057 GD32F3x0 Hardware Development Guide.
Table 4-3. Clock frequency(1)
Symbol
Parameter
Conditions
Min
Max
Unit
fHCLK1
AHB1 clock frequency
—
0
72
MHz
fHCLK2
AHB2 clock frequency
—
0
72
MHz
fAPB1
APB1 clock frequency
—
0
36
MHz
fAPB2
APB2 clock frequency
—
0
36
MHz
(1)
Guaranteed by design, not tested in production.
Table 4-4. Operating conditions at Power up/ Power down(1)
Symbol
Parameter
Conditions
Min
Max
Unit
tVDD
VDD rise time rate
—
0
∞
μs /V
VDD fall time rate
20
∞
(1)
Guaranteed by design, not tested in production.
Table 4-5. Start-up timings of Operating conditions(1)(2)(3)
Symbol
Parameter
Conditions
Typ
Unit
tstart-up
Start-up time
Clock source from HXTAL
33.2
ms
Clock source from IRC8M
31.8
(1)
Based on characterization, not tested in production.
(2)
After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
(3)
PLL is off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com