数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GD32F310 数据表(PDF) 62 Page - GigaDevice Semiconductor (Beijing) Inc.

部件名 GD32F310
功能描述  Arm® Cortex®-M4 32-bit MCU
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
网页  http://www.gigadevice.com/
标志 GIGADEVICE - GigaDevice Semiconductor (Beijing) Inc.

GD32F310 数据表(HTML) 62 Page - GigaDevice Semiconductor (Beijing) Inc.

Back Button GD32F310 Datasheet HTML 58Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 59Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 60Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 61Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 62Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 63Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 64Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 65Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 66Page - GigaDevice Semiconductor (Beijing) Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 81 page
background image
GD32F310xx Datasheet
61
4.17
I2S characteristics
Table 4-36. I2S characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fCK(1)
Clock frequency
Master mode (data: 16 bits,
Audio frequency = 96 kHz)
3.084 3.086 3.088
MHz
Slave mode
0
—
10
tH(1)
Clock high time
—
162
—
—
ns
tL(1)
Clock low time
162
—
—
ns
tV(WS) (2)
WS valid time
Master mode
—
1.88
—
ns
tH(WS) (2)
WS hold time
Master mode
—
2.5
—
ns
tSU(WS) (1)
WS setup time
Slave mode
0
—
—
ns
tH(WS) (1)
WS hold time
Slave mode
2
—
—
ns
Ducy(sck) (1)
I2S slave input clock duty
cycle
Slave mode
—
50
—
%
tSU(SD_MR) (1)
Data input setup time
Master mode
2
—
—
ns
tSU(SD_SR) (1)
Data input setup time
Slave mode
0
—
—
ns
tH(SD_MR) (1)
Data input hold time
Master receiver
0
—
—
ns
tH(SD_SR) (1)
Slave receiver
1
—
—
ns
tV (SD_ST) (2)
Data output valid time
Slave transmitter
(after enable edge)
—
13.5
—
ns
tH (SD_ST)(2)
Data output hold time
Slave transmitter
(after enable edge)
—
13.8
—
ns
TV(SD_MT)(2)
Data output valid time
Master transmitter
(after enable edge)
—
7.55
—
ns
tH(SD_MT)(2)
Data output hold time
Master transmitter
(after enable edge)
—
8.33
—
ns
(1)
Guaranteed by design, not tested in production
(2)
Based on characterization, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com