数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GD32F310 数据表(PDF) 64 Page - GigaDevice Semiconductor (Beijing) Inc.

部件名 GD32F310
功能描述  Arm® Cortex®-M4 32-bit MCU
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
网页  http://www.gigadevice.com/
标志 GIGADEVICE - GigaDevice Semiconductor (Beijing) Inc.

GD32F310 数据表(HTML) 64 Page - GigaDevice Semiconductor (Beijing) Inc.

Back Button GD32F310 Datasheet HTML 60Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 61Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 62Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 63Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 64Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 65Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 66Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 67Page - GigaDevice Semiconductor (Beijing) Inc. GD32F310 Datasheet HTML 68Page - GigaDevice Semiconductor (Beijing) Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 81 page
background image
GD32F310xx Datasheet
63
4.18
USART characteristics
Table 4-37
. USART characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fSCK
SCK clock frequency
fPCLKx = 72 MHz
—
—
36
MHz
tSCK(H)
SCK clock high time
fPCLKx = 72 MHz
13.8
—
—
ns
tSCK(L)
SCK clock low time
fPCLKx = 72 MHz
13.8
—
—
ns
(1)
Guaranteed by design, not tested in production.
4.19
TIMER characteristics
Table 4-38
. TIMER characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
tres
Timer resolution time
—
1
—
tTIMERxCLK
fTIMERxCLK = 72 MHz
13.9
—
ns
fEXT
Timer external clock
frequency
—
0
fTIMERxCLK/2
MHz
fTIMERxCLK = 72 MHz
0
36
MHz
RES
Timer resolution
—
—
16
bit
tCOUNTER
16-bit counter clock period
when internal clock is
selected
—
1
65536
tTIMERxCLK
fTIMERxCLK = 72 MHz
0.0139
910
μs
tMAX_COUNT
Maximum possible count
—
—
65536 × 65536 tTIMERxCLK
fTIMERxCLK = 72 MHz
—
59.6
s
(1)
Guaranteed by design, not tested in production.
4.20
WDGT characteristics
Table 4-39. FWDGT min/max timeout period at 40 kHz (IRC40K)(1)
Prescaler divider
PSC[2:0] bits
Min timeout RLD[11:0]
= 0x000
Max timeout RLD[11:0] =
0xFFF
Unit
1/4
000
0.025
409.525
ms
1/8
001
0.025
819.025
1/16
010
0.025
1638.025
1/32
011
0.025
3276.025
1/64
100
0.025
6552.025
1/128
101
0.025
13104.025
1/256
110 or 111
0.025
26208.025
(1)
Guaranteed by design, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com