ST92F120JR9T datasheet(91/320 Pages) STMICROELECTRONICS

91 / 320 page

91/320

ST92F120 - INTERRUPTS

WAKE-UP / INTERRUPT LINES MANAGEMENT UNIT (Cont’d)

5.11.5 Register Description

WAKE-UP CONTROL REGISTER (WUCTRL)

R249 - Read/Write

Reset Value: 0000 0000 (00h)

Bit 2 = STOP:

Stop bit.

To enter STOP Mode, write the sequence 1,0,1 to

this bit with three consecutive write operations.

When a correct sequence is recognized, the

STOP bit is set and the RCCU puts the MCU in

STOP Mode. The software sequence succeeds

only if the following conditions are true:

– The NMI pin is kept low,

– The WKUP-INT bit is 1,

– All unmasked pending bits are reset

– At least one mask bit is equal to 1 (at least one

external wake-up line is not masked).

Otherwise the MCU cannot enter STOP mode, the

program code continues executing and the STOP

bit remains cleared.

The bit is reset by hardware if, while the MCU is in

STOP mode, a wake-up interrupt comes from any

of the unmasked wake-up lines. The bit is kept

high if, during STOP mode, a rising edge on NMI

pin wakes up the ST9. In this case the user should

reset it by software. The STOP bit is at 1 in the four

following cases (See “Wake-up Mode Selection”

on page 87. for details):

– After the first write instruction of the sequence (a

1 is written to the STOP bit)

– At the end of a successful sequence (i.e. after

the third write instruction of the sequence)

– The ST9 entered and exited STOP mode due to

a rising edge on the NMI pin. In this case the

EX_STP bit in the CLK_FLAG is at 1 (see

RCCU chapter).

– The ST9 did not enter STOP mode due to the

NMI pin being kept high. In this case RCCU bit

EX_STP is at 0

Note: The STOP request generated by the

WUIMU (that allows the ST9 to enter STOP mode)

is ORed with the external STOP pin (active low).

This means that if the external STOP pin is forced

low, the ST9 will enter STOP mode independently

of the status of the STOP bit.

WARNINGS:

– Writing the sequence 1,0,1 to the STOP bit will

enter STOP mode only if no other register write

instructions are executed during the sequence. If

Interrupt or DMA requests (which always perform

ing the sequence, the ST9 will not enter STOP

mode: the user must re-enter the sequence to

set the STOP bit.

– Whenever a STOP request is issued to the MCU,

a few clock cycles are needed to enter STOP

mode (see RCCU chapter for further details).

Hence the execution of the instruction following

the STOP bit setting sequence might start before

entering STOP mode: if such instruction per-

forms a register write operation, the ST9 will not

enter in STOP mode. In order to avoid to execute

bit setting sequence and before entering the

STOP mode, it is mandatory to execute 3 NOP

instructions after the STOP bit setting sequence.

Bit 1 = ID1S:

Interrupt Channel INTD1 Source.

This bit is set and cleared by software.

0: INT7 external interrupt source selected, exclud-

ing wake-up line interrupt requests

1: The 16 external wake-up lines enabled as inter-

rupt sources, replacing the INT7 external pin

function

WARNING: To avoid spurious interrupt requests

on the INTD1 channel due to changing the inter-

rupt source, use this procedure to modify the ID1S

bit:

1. Mask the INTD1 interrupt channel (bit 7 of reg-

ister EIMR - R244, Page 0 - reset to 0).

2. Program the ID1S bit as needed.

3. Clear the IPD1 interrupt pending bit (bit 7 of

4. Remove the mask on INTD1 (bit EIMR.7=1).

Bit 0 = WKUP-INT:

Wakeup Interrupt.

This bit is set and cleared by software.

0: The 16 external wakeup lines can be used to

generate interrupt requests

1: The 16 external wake-up lines to work as wake-

up sources for exiting from STOP mode

----

STOP

ID1S

WKUP- INT

ST92F120JR9T 数据表(PDF) 91 Page - STMicroelectronics

ST92F120JR9T 数据表(HTML) 91 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载