ST92F120JR9T datasheet(124/320 Pages) STMICROELECTRONICS

124 / 320 page

124/320

ST92F120 - I/O PORTS

PORT CONTROL REGISTERS (Cont’d)

During Reset, ports with weak pull-ups are set in

bidirectional/weak pull-up mode and the output

Data Register is set to FFh. This condition is also

held after Reset, except for Ports 0 and 1 in ROM-

less devices, and can be redefined under software

control.

Bidirectional ports without weak pull-ups are set in

high impedance during reset. To ensure proper

levels during reset, these ports must be externally

connected to either VDD or VSS through external

pull-up or pull-down resistors.

Other reset conditions may apply in specific ST9

devices.

9.4 INPUT/OUTPUT BIT CONFIGURATION

By programming the control bits PxC0.n and

PxC1.n (see Figure 63) it is possible to configure

bit Px.n as Input, Output, Bidirectional or Alternate

Function Output, where X is the number of the I/O

port, and n the bit within the port (n = 0 to 7).

When programmed as input, it is possible to select

the input level as TTL or CMOS compatible by pro-

gramming the relevant PxC2.n control bit, except

where the Schmitt trigger option is assigned to the

pin.

The output buffer can be programmed as push-

pull or open-drain.

A weak pull-up configuration can be used to avoid

external pull-ups when programmed as bidirec-

tional (except where the weak pull-up option has

been permanently disabled in the pin hardware as-

signment).

Each pin of an I/O port may assume software pro-

grammable Alternate Functions (refer to the de-

vice Pin Description and to Section 9.5 ALTER-

NATE FUNCTION ARCHITECTURE). To output

signals from the ST9 peripherals, the port must be

configured as AF OUT. On ST9 devices with A/D

Converter(s), configure the ports used for analog

inputs as AF IN.

The basic structure of the bit Px.n of a general pur-

pose port Px is shown in Figure 64.

Independently of the chosen configuration, when

the user addresses the port as the destination reg-

ister of an instruction, the port is written to and the

data is transferred from the internal Data Bus to

the Output Master Latches. When the port is ad-

dressed as the source register of an instruction,

the port is read and the data (stored in the Input

Latch) is transferred to the internal Data Bus.

When Px.n is programmed as an Input:

(See Figure 65).

– The Output Buffer is forced tristate.

– The data present on the I/O pin is sampled into

the Input Latch at the beginning of each instruc-

tion execution.

– The data stored in the Output Master Latch is

copied into the Output Slave Latch at the end of

the execution of each instruction. Thus, if bit Px.n

is reconfigured as an Output or Bidirectional, the

data stored in the Output Slave Latch will be re-

flected on the I/O pin.

ST92F120JR9T 数据表(PDF) 124 Page - STMicroelectronics

ST92F120JR9T 数据表(HTML) 124 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载