ST92F120JR9T datasheet(163/320 Pages) STMICROELECTRONICS

163 / 320 page

163/320

MULTIFUNCTION TIMER (MFT)

MULTIFUNCTION TIMER (Cont’d)

10.4.2.8 Free Running Mode

The timer counts continuously (in up or down

mode) and the counter value simply overflows or

underflows through FFFFh or zero; there is no End

Of Count condition as such, and no reloading

takes place. This mode is automatically selected

either in Bicapture Mode or by setting REG0R for a

capture function (Continuous Mode must also be

set). In Autoclear Mode, free running operation

can be had, with the possibility of choosing a max-

imum count value before overflow or underflow

which is less than 2

16 (see Autoclear Mode).

10.4.2.9 Monitor Mode

When the RM1 bit in TMR is reset, and the timer is

not in Bivalue Mode, REG1R acts as a monitor,

duplicating the current up or down counter con-

tents, thus allowing the counter to be read “on the

fly”.

10.4.2.10 Autoclear Mode

A clear command forces the counter either to

0000h or to FFFFh, depending on whether up-

counting or downcounting is selected. The counter

reset may be obtained either directly, through the

CCL bit in TCR, or by entering the Autoclear

Mode, through the CCP0 and CCMP0 bits in TCR.

Every capture performed on REG0R (if CCP0 is

set), or every successful compare performed by

CMP0R (if CCMP0 is set), clears the counter and

reloads the prescaler.

The Clear On Capture mode allows direct meas-

urement of delta time between successive cap-

tures on REG0R, while the Clear On Compare

mode allows free running with the possibility of

choosing a maximum count value before overflow

or underflow which is less than 2

16 (see Free Run-

ning Mode).

10.4.2.11 Bivalue Mode

Depending on the value of the RM0 bit in TMR, the

Biload Mode (RM0 reset) or the Bicapture Mode

(RM0 set) can be selected as illustrated in Figure

32 below:

Table 32. Bivalue Modes

A) Biload Mode

The Biload Mode is entered by selecting the Bival-

ue Mode (BM set in TMR) and programming

REG0R as a reload register (RM0 reset in TMR).

At any End Of Count, counter reloading is per-

formed alternately from REG0R and REG1R, (a

low level for BM bit always sets REG0R as the cur-

rent register, so that, after a Low to High transition

of BM bit, the first reload is always from REG0R).

TMR bits

Timer

Operating Modes

RM0

RM1

BiLoad mode

BiCapture Mode

ST92F120JR9T 数据表(PDF) 163 Page - STMicroelectronics

ST92F120JR9T 数据表(HTML) 163 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载