ST92F120JR9T datasheet(186/320 Pages) STMICROELECTRONICS

186 / 320 page

186/320

SERIAL COMMUNICATIONS INTERFACE (SCI)

SERIAL COMMUNICATIONS INTERFACE (Cont’d)

10.5.3 SCI Operating Modes

10.5.3.1 Asynchronous Mode

In this mode, data and clock can be asynchronous

(the transmitter and receiver can use their own

clocks to sample received data), each data bit is

sampled 16 times per clock period.

The baud rate clock should be set to the

÷16 Mode

and the frequency of the input clock (from an ex-

ternal source or from the internal baud-rate gener-

ator output) is set to suit.

10.5.3.2

Asynchronous

Mode

with

Synchronous Clock

In this mode, data and clock are synchronous,

each data bit is sampled once per clock period.

For transmit operation, a general purpose I/O port

pin can be programmed to output the CLKOUT

signal from the baud rate generator. If the SCI is

provided with an external transmission clock

source, there will be a skew equivalent to two

INTCLK periods between clock and data.

Data will be transmitted on the falling edge of the

transmit clock. Received data will be latched into

the SCI on the rising edge of the receive clock.

Figure 90. Sampling Times in Asynchronous Format

2345

789

SDIN

rcvck

rxd

rxclk

VR001409

LEGEND:

SIN:

rcvck:

rxd:

rxclk:

Serial Data Input line

Internal X16 Receiver Clock

Internal Serial Data Input Line

Internal Receiver Shift Register Sampling Clock

ST92F120JR9T 数据表(PDF) 186 Page - STMicroelectronics

ST92F120JR9T 数据表(HTML) 186 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载