ST92F120JR9T datasheet(256/320 Pages) STMICROELECTRONICS

256 / 320 page

256/320

J1850 Byte Level Protocol Decoder (JBLPD)

J1850 BYTE LEVEL PROTOCOL DECODER (Cont’d)

10.8.4 Peripheral Functional Modes

The JBLPD can be programmed in 3 modes, de-

pending on the value of the JE and JDIS bits in the

CONTROL register, as shown in Table 47.

Table 47. JBLPD functional modes

Depending on the mode selected, the JBLPD is

able or unable to transmit or receive messages.

Moreover the power consumption of the peripheral

is affected.

Note: The configuration with both JE and JDIS set

is forbidden.

10.8.4.1 JBLPD Enabled

When the JBLPD is enabled (CONTROL.JE=1), it

is able to transmit and receive messages. Every

feature is available and every register can be writ-

ten.

10.8.4.2 JBLPD Suspended (Low Power Mode)

When the JBLPD is suspended (CONTROL.JE=0

and CONTROL.JDIS=0), all the logic of the

JBLPD is stopped except the decoder logic.

This feature allows a reduction of power consump-

tion when the JBLPD is not used, even if the de-

coder is able to follow the bus traffic. So, at any

time the JBLPD is enabled, it is immediately syn-

chronized with the J1850 bus.

Note: While the JBLPD is suspended, the STA-

TUS register, the ERROR register and the SLP bit

of the PRLR register are forced into their reset val-

ue.

10.8.4.3 JBLPD Disabled (Very Low Power

Mode)

Setting the JDIS bit in the CONTROL register, the

JBLPD is stopped until the bit is reset by software.

Also the J1850 decoder is stopped, so the JBLPD

is no longer synchronized with the bus. When the

bit is reset, the JBLPD will wait for a new idle state

on the J1850 bus. This mode can be used to mini-

mize power consumption when the JBLPD is not

used.

Note: While the JDIS bit is set, the STATUS regis-

ter, the ERROR register, the IMR register and the

SLP, TEOBP and REOBP bits of the PRLR regis-

ter are forced to their reset value.

Note: In order that the JDIS bit is able to reset the

IMR register and the TEOBP and REOBP bits, the

JDIS bit must be left at 1 at least for 6 MCU clock

cycles (3 NOPs).

Note: The JE bit of CONTROL register cannot be

set with the same instruction that reset the JDIS

bit. It can be set only after the JDIS bit is reset.

JDIS

mode

JBLPD Disabled

JBLPD Suspended

JBLPD Enabled

ST92F120JR9T 数据表(PDF) 256 Page - STMicroelectronics

ST92F120JR9T 数据表(HTML) 256 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载