数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 134 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 134 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 130Page - Renesas Technology Corp R8C/2G Datasheet HTML 131Page - Renesas Technology Corp R8C/2G Datasheet HTML 132Page - Renesas Technology Corp R8C/2G Datasheet HTML 133Page - Renesas Technology Corp R8C/2G Datasheet HTML 134Page - Renesas Technology Corp R8C/2G Datasheet HTML 135Page - Renesas Technology Corp R8C/2G Datasheet HTML 136Page - Renesas Technology Corp R8C/2G Datasheet HTML 137Page - Renesas Technology Corp R8C/2G Datasheet HTML 138Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 344 page
background image
R8C/2G Group
13. Interrupts
Rev.1.00
Apr 04, 2008
Page 114 of 318
REJ09B0387-0100
Figure 13.4
INTiIC Register (i=0, 1, 2, 4)
INTi Interrupt Control Register (i=0, 1, 2, 4)(2)
Symbol
Address
After Reset
INT2IC
0055h
XX00X000b
INT1IC
0059h
XX00X000b
INT0IC
005Dh
XX00X000b
INT4IC
005Eh
XX00X000b
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3.
4.
Rew rite the interrupt control register w hen the interrupt request w hich is applicable for the register is not generated.
Refer to 13.5.5 Changing Interrupt Control Register Contents.
If the INTiPL bit in registers INTEN and INTEN2 are set to 1 (both edges), set the POL bit to 0 (selects falling edge).
The IR bit may be set to 1 (requests interrupt) w hen the POL bit is rew ritten. Refer to 13.5.4 Changing Interrupt
Sources.
b7 b6 b5 b4 b3 b2 b1 b0
0
ILVL0
RW
Interrupt priority level select bits
b2 b1 b0
0 0 0 : Level 0 (interrupt disable)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
ILVL1
RW
ILVL2
RW
IR
Interrupt request bit
0 : Requests no interrupt
1 : Requests interrupt
RW(1)
POL
Polarity sw itch bit(4)
0 : Selects falling edge
1 : Selects rising edge(3)
RW
(b5)
Reserved bit
Set to 0.
RW
(b7-b6)
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined.
Only 0 can be w ritten to the IR bit. (Do not w rite 1.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com