R8CSLASH2G datasheet(172/344 Pages) RENESAS

172 / 344 page

R8C/2G Group

17. Timers

Rev.1.00

Apr 04, 2008

Page 152 of 318

REJ09B0387-0100

17.1.3

Event Counter Mode

In event counter mode, external signal inputs to the INT1/TRAIO pin are counted (refer to Table 17.4 Event

Counter Mode Specifications).

Figure 17.7 shows TRAIOC Register in Event Counter Mode.

NOTE:

1. The level of the output pulse becomes the level when the pulse output starts when the TRAMR

Table 17.4

Event Counter Mode Specifications

Item

Specification

Count source

External signal which is input to TRAIO pin (active edge selectable by a program)

Count operations

• Decrement

• When the timer underflows, the contents of the reload register are reloaded and

the count is continued.

Divide ratio

1/(n+1)(m+1)

n: setting value of TRAPRE register, m: setting value of TRA register

Count start condition 1 (count starts) is written to the TSTART bit in the TRACR register.

Count stop conditions • 0 (count stops) is written to the TSTART bit in the TRACR register.

• 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.

Interrupt request

generation timing

• When timer RA underflows [timer RA interrupt].

INT1/TRAIO pin

function

Count source input (INT1 interrupt input)

TRAO pin function

Programmable I/O port or pulse output(1)

Read from timer

The count value can be read by reading registers TRA and TRAPRE.

Write to timer

• When registers TRAPRE and TRA are written while the count is stopped, values

are written to both the reload register and counter.

• When registers TRAPRE and TRA are written during the count, values are

written to the reload register and counter (refer to 17.1.1.1 Timer Write Control

during Count Operation

Select functions

•NT1 input polarity switch function

The TEDGSEL bit in the TRAIOC register selects the active edge of the count

source.

• Count source input pin select function

P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register.

• Pulse output function

Pulses of inverted polarity can be output from the TRAO pin each time the timer

underflows (selectable by the TOENA bit in the TRAIOC register).(1)

• TRAO pin select function

P3_0 or P3_7 is selected by the TRAOSEL bit in the PINSR2 register.

• Digital filter function

Bits TIPF0 and TIPF1 in the TRAIOC register enable or disable the digital filter

and select the sampling frequency.

R8C/2G 数据表(PDF) 172 Page - Renesas Technology Corp

R8C/2G 数据表(HTML) 172 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载