H8SSLASH2218 datasheet(420/750 Pages) RENESAS

420 / 750 page

Section 12 Serial Communication Interface

Rev.6.00 Jun. 03, 2008 Page 372 of 698

REJ09B0074-0600

Bit

Bit Name Initial Value

R/W

Description

R/W

Parity Enable

When this bit is set to 1, the parity bit is added to

transmit data before transmission, and the parity bit is

checked in reception. Set this bit to 1 in smart card

interface mode.

R/W

Parity Mode (valid only when the PE bit is 1)

0: Selects even parity

1: Selects odd parity

For details on the usage of this bit in smart card interface

mode, see section 12.7.2, Data Format (Except in Block

Transfer Mode).

BCP1

BCP0

R/W

Basic Clock Pulse 1 and 0

These bits select the number of basic clock cycles in a 1-

bit data transfer time in smart card interface mode.

00: 32 clock cycles (S = 32)

01: 64 clock cycles (S = 64)

10: 372 clock cycles (S = 372)

11: 256 clock cycles (S = 256)

For details, see section 12.7.5, Receive Data Sampling

Timing and Reception Margin. S is described in section

12.3.11, Bit Rate Register (BRR).

CKS1

CKS0

R/W

Clock Select 1 and 0

These bits select the clock source for the baud rate

generator.

00:

φ clock (n = 0)

01:

φ/4 clock (n = 1)

10:

φ/16 clock (n = 2)

11:

φ/64 clock (n = 3)

For the relation between the bit rate register setting and

the baud rate, see section 12.3.11, Bit Rate Register

(BRR). n is the decimal display of the value of n in BRR

(see section 12.3.11, Bit Rate Register (BRR)).

H8S/2218 数据表(PDF) 420 Page - Renesas Technology Corp

H8S/2218 数据表(HTML) 420 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载