| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2218 数据表(PDF) 110 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2218 数据表(HTML) 110 Page - Renesas Technology Corp |
|
110 / 750 page ![]() Section 2 CPU Rev.6.00 Jun. 03, 2008 Page 62 of 698 REJ09B0074-0600 2.7.9 Effective Address Calculation Table 2.13 indicates how effective addresses are calculated in each addressing mode. In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address. Table 2.13 Effective Address Calculation No 1 Offset 1 2 4 r op 31 0 31 23 2 3 Register indirect with displacement @(d:16,ERn) or @(d:32,ERn) 4 r op disp r op rm op rn 31 0 31 0 r op Don't care 31 23 31 0 Don't care 31 0 disp 31 0 31 0 31 23 31 0 Don't care 31 23 31 0 Don't care 24 24 24 24 Addressing Mode and Instruction Format Effective Address Calculation Effective Address (EA) Register direct (Rn) General register contents General register contents General register contents General register contents Sign extension Register indirect (@ERn) Register indirect with post-increment or pre-decrement •Register indirect with post-increment @ERn+ •Register indirect with pre-decrement @-ERn 1, 2, or 4 1, 2, or 4 Operand Size Byte Word Longword Operand is general register contents. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |