数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 214 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 214 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 210Page - Renesas Technology Corp H8S/2218 Datasheet HTML 211Page - Renesas Technology Corp H8S/2218 Datasheet HTML 212Page - Renesas Technology Corp H8S/2218 Datasheet HTML 213Page - Renesas Technology Corp H8S/2218 Datasheet HTML 214Page - Renesas Technology Corp H8S/2218 Datasheet HTML 215Page - Renesas Technology Corp H8S/2218 Datasheet HTML 216Page - Renesas Technology Corp H8S/2218 Datasheet HTML 217Page - Renesas Technology Corp H8S/2218 Datasheet HTML 218Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 750 page
background image
Section 7 DMA Controller (DMAC)
Rev.6.00 Jun. 03, 2008 Page 166 of 698
REJ09B0074-0600
• Full Address Mode (DMACRA)
Bit Bit Name Initial Value
R/W
Description
15 DTSZ
0
R/W
Data Transfer Size
Selects the size of data to be transferred at one time.
0: Byte-size transfer
1: Word-size transfer
14
13
SAID
SAIDE
0
0
R/W
R/W
Source Address Increment/Decrement
Source Address Increment/Decrement Enable
These bits specify whether source address register MARA is
to be incremented, decremented, or left unchanged, when
data transfer is performed.
00: MARA is fixed
01: MARA is incremented after a data transfer
• When DTSZ = 0, MARA is incremented by 1 after a
transfer
• When DTSZ = 1, MARA is incremented by 2 after a
transfer
10: MARA is fixed
11: MARA is decremented after a data transfer
• When DTSZ = 0, MARA is decremented by 1 after a
transfer
• When DTSZ = 1, MARA is decremented by 2 after a
transfer
12
11
BLKDIR
BLKE
0
0
R/W
R/W
Block Direction
Block Enable
These bits specify whether normal mode or block transfer
mode is to be used. If block transfer mode is specified, the
BLKDIR bit specifies whether the source side or the
destination side is to be the block area.
00: Transfer in normal mode
01: Transfer in block transfer mode, destination side is block
area
10: Transfer in normal mode
11: Transfer in block transfer mode, source side is block area
For operation in normal mode and block transfer mode, see
section 7.4, Operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com