数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2225 数据表(PDF) 343 Page - Renesas Technology Corp

部件名 H8S/2225
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2225 数据表(HTML) 343 Page - Renesas Technology Corp

Back Button H8S/2225 Datasheet HTML 339Page - Renesas Technology Corp H8S/2225 Datasheet HTML 340Page - Renesas Technology Corp H8S/2225 Datasheet HTML 341Page - Renesas Technology Corp H8S/2225 Datasheet HTML 342Page - Renesas Technology Corp H8S/2225 Datasheet HTML 343Page - Renesas Technology Corp H8S/2225 Datasheet HTML 344Page - Renesas Technology Corp H8S/2225 Datasheet HTML 345Page - Renesas Technology Corp H8S/2225 Datasheet HTML 346Page - Renesas Technology Corp H8S/2225 Datasheet HTML 347Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 343 / 1071 page
background image
Section 8 DMA Controller (DMAC)
Rev. 5.00 Aug 08, 2006 page 257 of 982
REJ09B0054-0500
8.5.9
DMA Transfer (Dual Address Mode) Bus Cycles
Short Address Mode: Figure 8.19 shows a transfer example in which
TEND output is enabled
and byte-size short address mode transfer (sequential/idle/repeat mode) is performed from external
8-bit, 2-state access space to internal I/O space.
DMA
read
Address bus
RD
LWR
TEND
HWR
Bus release
Last transfer
cycle
DMA
write
DMA
dead
DMA
read
DMA
write
DMA
read
DMA
write
Bus release
Bus release
Bus
release
φ
Figure 8.19 Example of Short Address Mode Transfer
A byte or word transfer is performed for a single transfer request, and after the transfer, the bus is
released. While the bus is released, one or more bus cycles are executed by the CPU or DTC.
In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-state DMA dead
cycle is inserted after the DMA write cycle.
In repeat mode, when
TEND output is enabled, TEND output goes low in the transfer end cycle.
Full Address Mode (Cycle Steal Mode): Figure 8.20 shows a transfer example in which
TEND
output is enabled and word-size full address mode transfer (cycle steal mode) is performed from
external 16-bit, 2-state access space to external 16-bit, 2-state access space.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com