H8SSLASH2225 datasheet(724/1071 Pages) RENESAS

724 / 1071 page

Section 16 I

2C Bus Interface (IIC) (Option)

Rev. 5.00 Aug 08, 2006 page 638 of 982

REJ09B0054-0500

when MLS = 0, and toward the LSB side when MLS = 1. Receive data bits read from the LSB

side should be treated as valid when MLS = 0, and bits read from the MSB side when MLS = 1.

ICDR can be written and read only when the ICE bit is set to 1 in ICCR. The value of ICDR is

undefined after a reset.

The TDRE and RDRF flags are set and cleared under the conditions shown below. Setting the

TDRE and RDRF flags affects the status of the interrupt flags.

Bit

Bit Name

Initial

Value

R/W

Description



TDRE



Transmit Data Register Empty

[Setting conditions]

• In transmit mode, when a start condition is detected in

the bus line state after a start condition is issued in

master mode with the I

2C bus format or serial format

selected

• When data is transferred from ICDRT to ICDRS

• When a switch is made from receive mode to transmit

mode after detection of a start condition

[Clearing conditions]

• When transmit data is written in ICDR in transmit mode

• When a stop condition is detected in the bus line state

after a stop condition is issued with the I

2C bus format

or serial format selected

• When a stop condition is detected with the I

2C bus

format selected

• In receive mode



RDRF



Receive Data Register Full

[Setting condition]

When data is transferred from ICDRS to ICDRR

[Clearing condition]

When ICDR (ICDRR) receive data is read in receive mode

H8S/2225 数据表(PDF) 724 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 724 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载