H8SSLASH2225 datasheet(726/1071 Pages) RENESAS

726 / 1071 page

Section 16 I

2C Bus Interface (IIC) (Option)

Rev. 5.00 Aug 08, 2006 page 640 of 982

REJ09B0054-0500

Table 16.2 Transfer Format

SAR

SARX

FSX

2C Transfer Format

SAR and SARX are used as the slave addresses with the I

2C bus

format.

Only SAR is used as the slave address with the I

2C bus format.

Only SARX is used as the slave address with the I

2C bus format.

Clock synchronous serial format (SAR and SARX are invalid)

16.3.4 I2C Bus Mode Register (ICMR)

ICMR sets the transfer format and transfer rate. It can only be accessed when the ICE bit in ICCR

is 1.

Bit

Bit Name

Initial

Value

R/W

Description

MLS

R/W

MSB-First/LSB-First Select

0: MSB-first

1: LSB-first

Set this bit to 0 when the I

2C bus format is used.

WAIT

R/W

Wait Insertion Bit

This bit is valid only in master mode with the I

2C bus

format.

When WAIT is set to 1, after the fall of the clock for the final

data bit, the IRIC flag is set to 1 in ICCR, and a wait state

begins (with SCL at the low level). When the IRIC flag is

cleared to 0 in ICCR, the wait ends and the acknowledge

bit is transferred.

If WAIT is cleared to 0, data and acknowledge bits are

transferred consecutively with no wait inserted.

The IRIC flag in ICCR is set to 1 on completion of the

acknowledge bit transfer, regardless of the WAIT setting.

CKS2

CKS1

CKS0

R/W

Serial Clock Select 2 to 0

This bit is valid only in master mode.

These bits select the required transfer rate, together with

the IICX 1 and IICX0 bit in SCRX. Refer to table 16.3.

H8S/2225 数据表(PDF) 726 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 726 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载