H8SSLASH2225 datasheet(787/1071 Pages) RENESAS

787 / 1071 page

Section 17 A/D Converter

Rev. 5.00 Aug 08, 2006 page 701 of 982

REJ09B0054-0500

17.5.4

External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS0 and TRGS1 bits are set to 11 in

ADCR, external trigger input is enabled at the

ADTRG pin. A falling edge at the ADTRG pin sets

the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan

modes, are the same as when the bit ADST has been set to 1 by software. Figure 17.6 shows the

timing.

ADTRG

Internal trigger signal

ADST

A/D conversion

Figure 17.6 External Trigger Input Timing

17.6

Interrupt Source

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion.

Setting the ADIE bit to 1 enables ADI interrupt requests while the bit ADF in ADCSR is set to 1

after A/D conversion is completed. The DMAC* and the DTC can be activated by an ADI

interrupt. Having the converted data read by the DMAC* or the DTC in response to an ADI

interrupt enables continuous conversion without imposing a load on software.

Note: * Supported only by the H8S/2239 Group.

Table 17.5 A/D Converter Interrupt Source

Name

Interrupt Source

Interrupt Source Flag

DTC

Activation

DMAC*

Activation

ADI

A/D conversion completed

ADF

Possible

Note:

* Supported only by the H8S/2239 Group.

H8S/2225 数据表(PDF) 787 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 787 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载