H8SSLASH2225 datasheet(791/1071 Pages) RENESAS

791 / 1071 page

Section 17 A/D Converter

Rev. 5.00 Aug 08, 2006 page 705 of 982

REJ09B0054-0500

17.8.4

Range of Analog Power Supply and Other Pin Settings

If the conditions below are not met, the reliability of the device may be adversely affected.

• Analog input voltage range

The voltage applied to analog input pin ANn during A/D conversion should be in the range

AVss

≤ ANn ≤ AVcc.

• Relationship between AVcc, AVss and Vcc, Vss

Set AVss = Vss as the relationship between AVcc, AVss and Vcc, Vss. If the A/D converter is

not used, the AVcc and AVss pins must not be left open.

• Vref range

The reference voltage input from the Vref pin should be set to AVcc or less.

17.8.5

Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible,

and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close

proximity should be avoided as far as possible. Failure to do so may result in incorrect operation

of the analog circuitry due to inductance, adversely affecting A/D conversion values. Also, digital

circuitry must be isolated from the analog input signals (AN0 to AN7), and analog power supply

(AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one

point to a stable digital ground (Vss) on the board.

17.8.6

Notes on Noise Countermeasures

A protection circuit should be connected in order to prevent damage due to abnormal voltage, such

as an excessive surge at the analog input pins (AN0 to AN7), between AVcc and AVss, as shown

in figure 17.10. Also, the bypass capacitors connected to AVcc and the filter capacitor connected

to AN0 to AN7 must be connected to AVss.

If a filter capacitor is connected, the input currents at the analog input pins (AN0 to AN7) are

averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in

scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit

in the A/D converter exceeds the current input via the input impedance (Rin), an error will arise in

the analog input pin voltage. Careful consideration is therefore required when deciding circuit

constants.

H8S/2225 数据表(PDF) 791 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 791 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载