H8SSLASH2225 datasheet(886/1071 Pages) RENESAS

886 / 1071 page

Section 24 Power-Down Modes

Rev. 5.00 Aug 08, 2006 page 800 of 982

REJ09B0054-0500

24.10

Direct Transitions

There are three modes, high-speed, medium-speed, and subactive, in which the CPU executes

programs. When a direct transition is made, there is no interruption of program execution when

shifting between high-speed and subactive modes. Direct transitions are enabled by setting the

LPWRCR DTON bit to 1, then executing the SLEEP instruction. After a transition, direct

transition interrupt exception processing starts.

24.10.1 Direct Transitions from High-Speed Mode to Subactive Mode

Execute the SLEEP instruction in high-speed mode when the SSBY bit in SBYCR = 1, the LSON

bit in LPWRCR = 1, and the DTON bit = 1, and the PSS bit in TSCR_1 (WDT_1) = 1 to make a

transition to subactive mode.

24.10.2 Direct Transitions from Subactive Mode to High-Speed Mode

Execute the SLEEP instruction in subactive mode when the SSBY bit in SBYCR = 1, the LSON

bit in LPWRCR = 0, and the DTON bit = 1, and the PSS bit in TSCR_1 (WDT_1) = 1 to make a

direct transition to high-speed mode after the time set in STS2 to STS0 bits in SBYCR has

elapsed.

24.11

φφφφ Clock Output Enable

The PSTOP bit in SCKCR and the DDR of the corresponding port control the

φ clock output.

When the PSTOP bit is set to 1,

φ clock stops at the end of the bus cycle and the φ clock output is

fixed high. When the PSTOP bit is cleared to 0, the

φ clock output is enabled. When the DDR of

the corresponding port is cleared to 0, the

φ clock output is disabled and it functions as an input

port. Table 24.4 lists the

φ pin states in respective process.

Table 24.4

φφφφ Pin States in Respective Processes

DDR

PSTOP



Hardware standby mode

High impedance

Software standby mode, watch

mode, direct transition

High impedance

Fixed to high

Fixed high

Sleep mode, subsleep mode

High impedance

φ output

Fixed high

High-speed mode, medium-

speed mode, subactive mode

High impedance

φ output

Fixed high

H8S/2225 数据表(PDF) 886 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 886 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

H8S/2225 数据表(PDF) 886 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 886 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载