SH7708 datasheet(150/633 Pages) RENESAS

150 / 633 page

132

7.2.11

Break Control Register (BRCR)

Bit:

Bit name:

CMFA

CMFB

—

PCBA

—

Initial value:

R/W:

R/W

Bit:

Bit name:

DBEB

PCBB

—

SEQ

—

Initial value:

R/W:

R/W

The break control register (BRCR) is a 16-bit read/write register that controls user breaks.

BRCR:

1. Determines whether to use channels A and B as two independent channels or as sequential

conditions.

2. Selects whether to break before or after instruction execution during the instruction fetch cycle.

3. Determines whether to include the BDRB register in the channel B comparison conditions.

It also has a condition-match flag. A power-on or manual reset initializes BRCR to H'0000.

Bit 15—Condition Match Flag A (CMFA): Set to 1 when the break conditions set in channel A are

met. Not cleared to 0. To check a flag setting after it has been set, clear it by writing 0.

Bit 15: CMFA

Description

Channel A break conditions do not match.

(Initial value)

Channel A break conditions match.

Bit 14—Condition Match Flag B (CMFB): Set to 1 when the break conditions set in channel B are

met. Not cleared to 0. To check a flag setting after it has been set, clear it by writing 0.

Bit 14: CMFB

Description

Channel B break conditions do not match.

(Initial value)

Channel B break conditions match.

Bits 13 to 11—Reserved: These bits always read 0. The write value should always be 0.

SH7708 数据表(PDF) 150 Page - Renesas Technology Corp

SH7708 数据表(HTML) 150 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载