SH7708 datasheet(228/633 Pages) RENESAS

228 / 633 page

210

and pseudo-SRAM, specifies address multiplexing, and controls refresh. This enables direct

connection of DRAM, synchronous DRAM and pseudo-SRAM without external circuits.

MCR is initialized to H'0000 by a power-on reset, but is not initialized by a manual reset or in

standby mode. Bits TPC1–TPC0, RCD1–RCD0, TRWL1–TRWL0, TRAS1–TRAS0, BE, SZ,

AMX1–AMX0, and EDOMODE are written to in the initialization after a power-on reset and are

not then modified again. When RFSH and RMODE are written to, write the same values to the

other bits. When using DRAM, pseudo-SRAM, and synchronous DRAM, do not access areas 2

and 3 until this register is initialized.

Bit:

Bit name:

TPC1

TPC0

RCD1

RCD0

TRWL1

TRWL0

TRAS1

TRAS0

000

R/W:

R/W

Bit:

Bit name:

—

AMX1

AMX0

RFSH

RMODE

EDO

MODE

Initial value:

R/W:

R/W

Bits 15 and 14—RAS Precharge Time (TPC1, TPC0): When DRAM interface is selected as

connected memory, the TPC bits set the minimum number of cycles until the next

RAS assertion

after

RAS negation. When synchronous DRAM interface is selected, they set the minimum

number of cycles until output of the next bank-active command after precharge. When pseudo-

SRAM interface is selected, they set the minimum number of cycles until the next

CE assertion

after

CE negation.

Description

Bit 15: TPC1

Bit 14: TPC0

Normally

Immediately after Self-Refresh

1 cycle (Initial value)

2 cycles (Initial value)

2 cycles

5 cycles

3 cycles

8 cycles

4 cycles

11 cycles

SH7708 数据表(PDF) 228 Page - Renesas Technology Corp

SH7708 数据表(HTML) 228 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载