数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8640DEC 数据表(PDF) 30 Page - Freescale Semiconductor, Inc

部件名 MPC8640DEC
功能描述  Integrated Host Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8640DEC 数据表(HTML) 30 Page - Freescale Semiconductor, Inc

Back Button MPC8640DEC Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 34Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 140 page
background image
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1
30
Freescale Semiconductor
Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management
Timing diagrams for FIFO appear in Figure 8 and Figure 9.
.
Figure 8. FIFO Transmit AC Timing Diagram
FIFO data TXD[7:0], TX_ER, TX_EN setup time to
GTX_CLK
tFITDV
2.0
——ns
GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN
hold time
tFITDX
0.5
3.0
ns
Table 26. FIFO Mode Receive AC Timing Specification
At recommended operating conditions with L/TVDD of 3.3 V ± 5% and 2.5 V ± 5%.
Parameter/Condition
Symbol
Min
Typ
Max
Unit
RX_CLK clock period (GMII mode)
tFIR
1
1
±100 ppm tolerance on RX_CLK frequency
8.4
8.0
100
ns
RX_CLK clock period (Encoded mode)
tFIR
1
6.4
8.0
100
ns
RX_CLK duty cycle
tFIRH/tFIR
45
50
55
%
RX_CLK peak-to-peak jitter
tFIRJ
——
250
ps
Rise time RX_CLK (20%–80%)
tFIRR
0.75
ns
Fall time RX_CLK (80%–20%)
tFIRF
0.75
ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK
tFIRDV
1.5
——ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK
tFIRDX
0.5
——ns
Table 25. FIFO Mode Transmit AC Timing Specification (continued)
At recommended operating conditions with L/TVDD of 3.3 V ± 5% and 2.5 V ± 5%.
Parameter/Condition
Symbol
Min
Typ
Max
Unit
tFIT
tFITH
tFITF
tFITDX
TXD[7:0]
TX_EN
GTX_CLK
TX_ER
tFITDV
tFITR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com