| 数据搜索系统,热门电子元器件搜索 |
|
MPC8640DEC 数据表(PDF) 30 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8640DEC 数据表(HTML) 30 Page - Freescale Semiconductor, Inc |
|
30 / 140 page ![]() MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1 30 Freescale Semiconductor Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management Timing diagrams for FIFO appear in Figure 8 and Figure 9. . Figure 8. FIFO Transmit AC Timing Diagram FIFO data TXD[7:0], TX_ER, TX_EN setup time to GTX_CLK tFITDV 2.0 ——ns GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time tFITDX 0.5 — 3.0 ns Table 26. FIFO Mode Receive AC Timing Specification At recommended operating conditions with L/TVDD of 3.3 V ± 5% and 2.5 V ± 5%. Parameter/Condition Symbol Min Typ Max Unit RX_CLK clock period (GMII mode) tFIR 1 1 ±100 ppm tolerance on RX_CLK frequency 8.4 8.0 100 ns RX_CLK clock period (Encoded mode) tFIR 1 6.4 8.0 100 ns RX_CLK duty cycle tFIRH/tFIR 45 50 55 % RX_CLK peak-to-peak jitter tFIRJ —— 250 ps Rise time RX_CLK (20%–80%) tFIRR — — 0.75 ns Fall time RX_CLK (80%–20%) tFIRF — — 0.75 ns RXD[7:0], RX_DV, RX_ER setup time to RX_CLK tFIRDV 1.5 ——ns RXD[7:0], RX_DV, RX_ER hold time to RX_CLK tFIRDX 0.5 ——ns Table 25. FIFO Mode Transmit AC Timing Specification (continued) At recommended operating conditions with L/TVDD of 3.3 V ± 5% and 2.5 V ± 5%. Parameter/Condition Symbol Min Typ Max Unit tFIT tFITH tFITF tFITDX TXD[7:0] TX_EN GTX_CLK TX_ER tFITDV tFITR |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |