| 数据搜索系统,热门电子元器件搜索 |
|
MPC8640DEC 数据表(PDF) 7 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8640DEC 数据表(HTML) 7 Page - Freescale Semiconductor, Inc |
|
7 / 140 page ![]() MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1 Freescale Semiconductor 7 Electrical Characteristics 2.1.2 Recommended Operating Conditions Table 2 provides the recommended operating conditions for the MPC8640. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed. For details on order information and specific operating conditions for parts, see Section 21, “Ordering Information.” Storage temperature range TSTG -55 to 150 °C Notes: 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device. 2. Core 1 characteristics apply only to MPC8640D. If two separate power supplies are used for VDD_Core0 and VDD_Core1, they must be kept within 100 mV of each other during normal run time. 3. The -0.3 to 2.75 V range is for DDR and -0.3 to 1.98 V range is for DDR2. 4. The 3.63V maximum is only supported when the port is configured in GMII, MII, RMII, or TBI modes; otherwise the 2.75V maximum applies. See Section 8.2, “FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications” for details on the recommended operating conditions per protocol. 5. During run time (M,L,T,O)VIN and Dn_MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2. Table 2. Recommended Operating Conditions Characteristic Symbol Recommended Value Unit Notes Cores supply voltages VDD_Core0, VDD_Core1 1.05 ± 50 mV V 1, 2 0.95 ± 50 mV 1, 2, 10 Cores PLL supply AVDD_Core0, AVDD_Core1 1.05 ± 50 mV V 11 0.95 ± 50 mV 10, 11 SerDes Transceiver Supply (Ports 1 and 2) SVDD 1.05 ± 50 mV V 9 SerDes Serial I/O Supply Port 1 XVDD_SRDS1 1.05 ± 50 mV V SerDes Serial I/O Supply Port 2 XVDD_SRDS2 1.05 ± 50 mV V SerDes DLL and PLL supply voltage for Port 1 and Port 2 AVDD_SRDS1, AVDD_SRDS2 1.05 ± 50 mV V Platform Supply voltage VDD_PLAT 1.05 ± 50 mV V Local Bus and Platform PLL supply voltage AVDD_LB, AVDD_PLAT 1.05 ± 50 mV V DDR and DDR2 SDRAM I/O supply voltages D1_GVDD, D2_GVDD 2.5 V ± 125 mV V 7 1.8 V ± 90 mV 7 eTSEC 1 and 2 I/O supply voltage LVDD 3.3 V ± 165 mV V 8 2.5 V ± 125 mV V 8 Table 1. Absolute Maximum Ratings1 (continued) Characteristic Symbol Absolute Maximum Value Unit Notes |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |