数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8640DEC 数据表(PDF) 11 Page - Freescale Semiconductor, Inc

部件名 MPC8640DEC
功能描述  Integrated Host Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8640DEC 数据表(HTML) 11 Page - Freescale Semiconductor, Inc

Back Button MPC8640DEC Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 15Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 140 page
background image
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
11
Electrical Characteristics
2.2
Power Up/Down Sequence
The MPC8640 requires its power rails to be applied in a specific sequence in order to ensure proper device
operation.
NOTE
The recommended maximum ramp up time for power supplies is 20
milliseconds.
The chronological order of power up is:
1. All power rails other than DDR I/O (Dn_GVDD, and Dn_MVREF).
NOTE
There is no required order sequence between the individual rails for this
item (# 1). However, VDD_PLAT, AVDD_PLAT rails must reach 90% of
their recommended value before the rail for Dn_GVDD, and Dn_MVREF (in
next step) reaches 10% of their recommended value. AVDD type supplies
must be delayed with respect to their source supplies by the RC time
constant of the PLL filter circuit described in Section 20.2.1, “PLL Power
Supply Filtering”.
2. Dn_GVDD, Dn_MVREF
NOTE
It is possible to leave the related power supply (Dn_GVDD, Dn_MVREF)
turned off at reset for a DDR port that will not be used. Note that these
power supplies can only be powered up again at reset for functionality to
occur on the DDR port.
3. SYSCLK
The recommended order of power down is as follows:
1. Dn_GVDD, Dn_MVREF
2. All power rails other than DDR I/O (Dn_GVDD, Dn_MVREF).
NOTE
SYSCLK may be powered down simultaneous to either of item # 1 or # 2 in
the power down sequence. Beyond this, the power supplies may power
down simultaneously if the preservation of DDRn memory is not a concern.
See Figure 3 for more details on the Power and Reset Sequencing details



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com