数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8640DEC 数据表(PDF) 9 Page - Freescale Semiconductor, Inc

部件名 MPC8640DEC
功能描述  Integrated Host Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8640DEC 数据表(HTML) 9 Page - Freescale Semiconductor, Inc

Back Button MPC8640DEC Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 13Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 140 page
background image
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
9
Electrical Characteristics
Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8640.
Figure 2. Overshoot/Undershoot Voltage for D
n
_M/O/L/TVIN
The MPC8640 core voltage must always be provided at nominal VDD_Coren (See Table 2 for actual
recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of
supply pins and must be provided at the voltages shown in Table 2. The input voltage threshold scales with
respect to the associated I/O supply voltage. OVDD and L/TVDD based receivers are simple CMOS I/O
circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses a
single-ended differential receiver referenced to each externally supplied Dn_MVREF signal (nominally set
to Dn_GVDD/2) as is appropriate for the (SSTL-18 and SSTL-25) electrical signaling standards.
2.1.3
Output Driver Characteristics
Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary
estimates.
GND
GND – 0.3 V
GND – 0.7 V
Not to Exceed 10%
L/T/D
n_G/O/X/SVDD + 20%
L/T/D
n_G/O/X/SVDD
L/T/D
n_G/O/X/SVDD + 5%
of tCLK
1
1. tCLK references clocks for various functional blocks as follows:
VIH
VIL
Note:
DDR
n = 10% of Dn_MCK period
eTsec
n = 10% of ECn_GTX_CLK125 period
Local Bus = 10% of LCLK[0:2] period
I2C = 10% of SYSCLK
JTAG = 10% of SYSCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com