| 数据搜索系统,热门电子元器件搜索 |
|
MPC8640DEC 数据表(PDF) 47 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8640DEC 数据表(HTML) 47 Page - Freescale Semiconductor, Inc |
|
47 / 140 page ![]() MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1 Freescale Semiconductor 47 Local Bus Table 41. Local Bus Timing Parameters—PLL Bypassed Parameter Symbol 1 Min Max Unit Notes Local bus cycle time tLBK 12 — ns 2 Local bus duty cycle tLBKH/tLBK 45 55 % Internal launch/capture clock to LCLK delay tLBKHKT 2.3 3.9 ns 8 Input setup to local bus clock (except LGTA/LUPWAIT) tLBIVKH1 5.7 — ns 4, 5 LGTA/LUPWAIT input setup to local bus clock tLBIVKL2 5.6 — ns 4, 5 Input hold from local bus clock (except LGTA/LUPWAIT) tLBIXKH1 -1.8 — ns 4, 5 LGTA/LUPWAIT input hold from local bus clock tLBIXKL2 -1.3 — ns 4, 5 LALE output transition to LAD/LDP output transition (LATCH hold time) tLBOTOT 1.5 — ns 6 Local bus clock to output valid (except LAD/LDP and LALE) tLBKLOV1 —-0.3 ns Local bus clock to data valid for LAD/LDP tLBKLOV2 —-0.1 ns 4 Local bus clock to address valid for LAD tLBKLOV3 —0 ns 4 Local bus clock to LALE assertion tLBKLOV4 —0 ns 4 Output hold from local bus clock (except LAD/LDP and LALE) tLBKLOX1 -3.2 — ns 4 Output hold from local bus clock for LAD/LDP tLBKLOX2 -3.2 — ns 4 Local bus clock to output high Impedance (except LAD/LDP and LALE) tLBKLOZ1 —0.2 ns 7 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |