数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8640DEC 数据表(PDF) 19 Page - Freescale Semiconductor, Inc

部件名 MPC8640DEC
功能描述  Integrated Host Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8640DEC 数据表(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MPC8640DEC Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 140 page
background image
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
19
DDR and DDR2 SDRAM
Table 13 provides the DDR2 capacitance when Dn_GV
DD(typ) = 1.8 V.
Table 12. DDR2 SDRAM DC Electrical Characteristics for D
n_GVDD(typ) = 1.8 V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
I/O supply voltage
D
n_GVDD
1.71
1.89
V
1
I/O reference voltage
D
n_MVREF 0.49 × Dn_GVDD
0.51
× Dn_GVDD
V2
I/O termination voltage
VTT
D
n_MVREF –0.0
4
D
n_MVREF + 0.04
V
3
Input high voltage
VIH
D
n_MVREF+0.1
25
D
n_GVDD +0.3
V
Input low voltage
VIL
–0.3
D
n_MVREF – 0.125
V
Output leakage current
IOZ
–50
50
μA4
Output high current (VOUT = 1.420 V)
IOH
–13.4
mA
Output low current (VOUT = 0.280 V)
IOL
13.4
mA
Notes:
1. D
n_GVDD is expected to be within 50 mV of the DRAM Dn_GVDD at all times.
2. D
n_MVREF is expected to be equal to 0.5 × Dn_GVDD, and to track Dn_GVDD DC variations as measured at the
receiver. Peak-to-peak noise on D
n_MVREF may not exceed ±2% of the DC value.
3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be
equal to D
n_MVREF. This rail should track variations in the DC level of Dn_MVREF.
4. Output leakage is measured with all outputs disabled, 0 V
VOUT Dn_GVDD.
Table 13. DDR2 SDRAM Capacitance for D
n_GVDD(typ)=1.8 V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
Input/output capacitance: DQ, DQS, DQS
CIO
68
pF
1
Delta input/output capacitance: DQ, DQS, DQS
CDIO
—0.5
pF
1
Note:
1. This parameter is sampled. D
n_GVDD = 1.8 V ± 0.090 V, f = 1 MHz, TA = 25°C, VOUT = Dn_GVDD/2, VOUT
(peak-to-peak) = 0.2 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com