| 数据搜索系统,热门电子元器件搜索 |
|
ST7263BEx 数据表(PDF) 92 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7263BEx 数据表(HTML) 92 Page - STMicroelectronics |
|
92 / 186 page ![]() On-chip peripherals ST7263Bxx 92/186 Doc ID 7516 Rev 8 Control register 1 (SCICR1) Reset value: x000 0000 (x0h) 7 0 R8 T8 SCID M WAKE PCE PS PIE Read/write 7 R8 Receive data bit 8. This bit is used to store the 9th bit of the received word when M=1. 6 T8 Transmit data bit 8. This bit is used to store the 9th bit of the transmitted word when M=1. 5 SCID Disabled for low power consumption When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption.This bit is set and cleared by software. 0: SCI enabled 1: SCI prescaler and outputs disabled 4 M Word length. This bit determines the word length. It is set or cleared by software. 0: 1 Start bit, 8 Data bits, 1 Stop bit 1: 1 Start bit, 9 Data bits, 1 Stop bit Note: The M bit must not be modified during a data transfer (both transmission and reception). 3 WAKE Wakeup method. This bit determines the SCI wakeup method, it is set or cleared by software. 0: Idle Line 1: Address Mark 2 PCE Parity control enable. This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). 0: Parity control disabled 1: Parity control enabled 1 PS Parity selection. This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte. 0: Even parity 1: Odd parity 0 PIE Parity interrupt enable. This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). It is set and cleared by software. 0: Parity error interrupt disabled 1: Parity error interrupt enabled. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |