ST7263BEx datasheet(99/186 Pages) STMICROELECTRONICS

部件名	ST7263BEx

功能描述	Low speed USB 8-bit MCU family with up to 32 KB Flash/ROM, DFU capability, 8-bit ADC, WDG, timer, SCI and I²C

PDF	186 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

99 / 186 page

ST7263Bxx

On-chip peripherals

Doc ID 7516 Rev 8

99/186

Interrupt/DMA register (IDR)

Reset value: xxxx 0000 (x0h)

Figure 45.

DMA buffers

DA7

DA6

EP1

EP0

CNT3

CNT2

CNT1

CNT0

Read.write

[7:6] DA[7:6] DMA address bits 7-6.

Software must reset these bits. See the description of the DMAR register and

Figure 45.

[5:4] EP[1:0] Endpoint number (read-only). These bits identify the endpoint which

required attention.

00: Endpoint 0

01: Endpoint 1

10: Endpoint 2

When a CTR interrupt occurs (see register ISTR) the software should read the EP

bits to identify the endpoint which has sent or received a packet.

[3:0] CNT[3:0] Byte count (read only).

This field shows how many data bytes have been received during the last data

reception.

Note: Not valid for data transmission.

Endpoint 0 RX

Endpoint 0 TX

Endpoint 2 RX

Endpoint 1 TX

000000

000111

001000

001111

010000

010111

011000

011111

DA15-6,000000

Endpoint 1 RX

Endpoint 2 TX

100000

100111

101000

101111

ST7263BEx 数据表(PDF) 99 Page - STMicroelectronics

ST7263BEx 数据表(HTML) 99 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载