ST7263BEx datasheet(107/186 Pages) STMICROELECTRONICS

107 / 186 page

ST7263Bxx

On-chip peripherals

Doc ID 7516 Rev 8

107/186

Note:

Once transmission and/or reception are enabled, registers EPnRA and/or EPnRB

(respectively) must not be modified by software, as the hardware can change their value on

the fly.

When the operation is completed, they can be accessed again to enable a new operation.

Interrupt handling

Start of Frame (SOF)

The interrupt service routine may monitor the SOF events for a 1 ms synchronization event

to the USB bus. This interrupt is generated at the end of a resume sequence and can also

be used to detect this event.

USB Reset (RESET)

When this event occurs, the DADDR register is reset, and communication is disabled in all

endpoint registers (the USB interface will not respond to any packet). Software is

responsible for reenabling endpoint 0 within 10 ms of the end of reset. To do this, set the

STAT_RX bits in the EP0RB register to VALID.

Suspend (SUSP)

The CPU is warned about the lack of bus activity for more than 3 ms, which is a suspend

request. The software should set the USB interface to suspend mode and execute an ST7

HALT instruction to meet the USB-specified power constraints.

End Suspend (ESUSP)

The CPU is alerted by activity on the USB, which causes an ESUSP interrupt. The ST7

automatically terminates Halt mode.

Correct Transfer (CTR)

When this event occurs, the hardware automatically sets the STAT_TX or STAT_RX to

NAK. Every valid endpoint is NAKed until software clears the CTR bit in the ISTR

generated the CTR interrupt. If the event triggering the CTR interrupt is a SETUP

transaction, both STAT_TX and STAT_RX are set to NAK.

Read the PIDR to obtain the token and the IDR to get the endpoint number related to

the last transfer. When a CTR interrupt occurs, the TP3-TP2 bits in the PIDR register

and EP1-EP0 bits in the IDR register stay unchanged until the CTR bit in the ISTR

Clear the CTR bit in the ISTR register.

Table 36.

USB register map and reset values

Address

(Hex.)

Name

PIDR

Reset

value

TP3

TP2

RX_SEZ

RXD

DMAR

Reset

value

DA15

DA14

DA13

DA12

DA11

DA10

DA9

DA8

ST7263BEx 数据表(PDF) 107 Page - STMicroelectronics

ST7263BEx 数据表(HTML) 107 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载