数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE5166 数据表(PDF) 45 Page - Analog Devices

部件名 ADE5166
功能描述  Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE5166 数据表(HTML) 45 Page - Analog Devices

Back Button ADE5166 Datasheet HTML 41Page - Analog Devices ADE5166 Datasheet HTML 42Page - Analog Devices ADE5166 Datasheet HTML 43Page - Analog Devices ADE5166 Datasheet HTML 44Page - Analog Devices ADE5166 Datasheet HTML 45Page - Analog Devices ADE5166 Datasheet HTML 46Page - Analog Devices ADE5166 Datasheet HTML 47Page - Analog Devices ADE5166 Datasheet HTML 48Page - Analog Devices ADE5166 Datasheet HTML 49Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 156 page
background image
ADE5166/ADE5169/ADE5566/ADE5569
Rev. B | Page 45 of 156
Table 40. Calibration Mode Register (CALMODE, Address 0x3D)1
Bit
Mnemonic
Default
Description
[7:6]
Reserved
00
These bits must be kept at 0 for proper operation.
[5:4]
SEL_I_CH
00
These bits define the current channel used for energy measurements.
SEL_I_CH
Result
00
Current channel automatically selected by the tampering condition
01
Current channel connected to IPA
10
Current channel connected to IPB
11
Current channel automatically selected by the tampering condition
3
V_CH_SHORT
0
Logic 1 shorts the voltage channel to ground.
2
I_CH_SHORT
0
Logic 1 shorts the current channel to ground.
[1:0]
Reserved
00
These bits must be kept at 0 for proper operation.
1 This register is not available in the ADE5566 and ADE5569.
INTERRUPT STATUS/ENABLE SFRS
Table 41. Interrupt Status 1 SFR (MIRQSTL, Address 0xDC)
Bit
Interrupt Flag
Description
7
ADEIRQFLAG
This bit is set if any of the ADE status flags that are enabled to generate an ADE interrupt is set. This bit is
automatically cleared when all of the enabled ADE status flags are cleared.
6
Reserved
Reserved.
5
FAULTSIGN1
Logic 1 indicates that the fault mode has changed according to the configuration of the ACCMODE register.
4
VARSIGN2
Logic 1 indicates that the reactive power sign has changed according to the configuration of the ACCMODE register.
3
APSIGN
Logic 1 indicates that the active power sign has changed according to the configuration of the ACCMODE register.
2
VANOLOAD
Logic 1 indicates that an interrupt has been caused by apparent power no load detection. This interrupt is also
used to reflect that the part is entering the Irms no load mode.
1
RNOLOAD2
Logic 1 indicates that an interrupt has been caused by reactive power no load detection.
0
APNOLOAD
Logic 1 indicates that an interrupt has been caused by active power no load detection.
1 This function is not available in the ADE5566 and ADE5569.
2 This function is not available in the ADE5166 and ADE5566.
Table 42. Interrupt Status 2 SFR (MIRQSTM, Address 0xDD)
Bit
Interrupt Flag
Description
7
CF2
Logic 1 indicates that a pulse on CF2 has been issued. The flag is set even if the CF2 pulse output is not
enabled by clearing Bit 2 of the MODE1 register.
6
CF1
Logic 1 indicates that a pulse on CF1 has been issued. The flag is set even if the CF1 pulse output is not
enabled by clearing Bit 1 of the MODE1 register.
5
VAEOF
Logic 1 indicates that the VAHR register has overflowed.
4
REOF1
Logic 1 indicates that the VARHR register has overflowed.
3
AEOF
Logic 1 indicates that the WATTHR register has overflowed.
2
VAEHF
Logic 1 indicates that the VAHR register is half full.
1
REHF1
Logic 1 indicates that the VARHR register is half full.
0
AEHF
Logic 1 indicates that the WATTHR register is half full.
1 This function is not available in the ADE5166 or ADE5566.
Table 43. Interrupt Status 3 SFR (MIRQSTH, Address 0xDE)
Bit
Interrupt Flag
Description
7
RESET
Indicates the end of a reset (for both software and hardware reset).
6
Reserved
Reserved.
5
WFSM
Logic 1 indicates that new data is present in the waveform registers (Address 0xE2 to Address 0xE7).
4
PKI
Logic 1 indicates that the current channel has exceeded the IPKLVL value.
3
PKV
Logic 1 indicates that the voltage channel has exceeded the VPKLVL value.
2
CYCEND
Logic 1 indicates the end of the energy accumulation over an integer number of half-line cycles.
1
ZXTO
Logic 1 indicates that no zero crossing on the line voltage occurred for the last ZXTOUT half-line cycles.
0
ZX
Logic 1 indicates detection of a zero crossing in the voltage channel.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com