ADE5166 datasheet(91/156 Pages) AD

91 / 156 page

ADE5166/ADE5169/ADE5566/ADE5569

Rev. B | Page 91 of 156

DUAL DATA POINTERS

Each ADE5166/ADE5169/ADE5566/ADE5569 incorporates

two data pointers. The second data pointer is a shadow data

pointer and is selected via the data pointer control SFR (DPCON,

Address 0xA7). DPCON features automatic hardware post-

increment and postdecrement, as well as an automatic data

pointer toggle.

Note that this is the only section of the data sheet where the

main and shadow data pointers are distinguished. Whenever the

data pointer (DPTR) is mentioned elsewhere in the data sheet,

active DPTR is implied.

In addition, only the MOVC/MOVX @DPTR instructions

automatically postincrement and postdecrement the DPTR.

Other MOVC/MOVX instructions, such as MOVC PC

or MOVC @Ri, do not cause the DPTR to automatically

postincrement and postdecrement.

To illustrate the operation of DPCON, the following code copies

256 bytes of code memory at Address 0xD000 into XRAM,

starting from Address 0x0000:

MOV DPTR,#0

;Main DPTR = 0

MOV DPCON,#55H

;Select shadow DPTR

;DPTR1 increment mode

;DPTR0 increment mode

;DPTR auto toggling ON

MOV DPTR,#0D000H

;DPTR = D000H

MOVELOOP: CLR A

MOVC A,@A+DPTR

;Get data

;Post Inc DPTR

;Swap to Main DPTR(Data)

MOVX @DPTR,A

;Put ACC in XRAM

;Increment main DPTR

;Swap Shadow DPTR(Code)

MOV A, DPL

JNZ MOVELOOP

Table 79. Data Pointer Control SFR (DPCON, Address 0xA7)

Bit

Mnemonic

Default

Description

Not implemented. Write don’t care.

DPT

Data pointer automatic toggle enable. Cleared by the user to disable autoswapping of the DPTR.

Set in user software to enable automatic toggling of the DPTR after each MOVX or MOVC instruction.

[5:4]

DP1m1,

DP1m0

Shadow data pointer mode. These bits enable extra modes of the shadow data pointer operation,

allowing more compact and more efficient code size and execution.

DP1m1

DP1m0

Result (Behavior of the Shadow Data Pointer)

8052 behavior.

DPTR is postincremented after a MOVX or MOVC instruction.

DPTR is postdecremented after a MOVX or MOVC instruction.

DPTR LSB is toggled after a MOVX or MOVC instruction. This instruction can be

useful for moving 8-bit blocks to/from 16-bit devices.

[3:2]

DP0m1,

DP0m0

Main data pointer mode. These bits enable extra modes of the main data pointer operation, allowing

more compact and more efficient code size and execution.

DP0m1

DP0m0

Result (Behavior of the Main Data Pointer)

8052 behavior.

DPTR is postincremented after a MOVX or MOVC instruction.

DPTR is postdecremented after a MOVX or MOVC instruction.

DPTR LSB is toggled after a MOVX or MOVC instruction. This instruction is useful

for moving 8-bit blocks to/from 16-bit devices.

Not implemented. Write don’t care.

DPSEL

Data pointer select. Cleared by the user to select the main data pointer, meaning that the contents of

this 16-bit register are placed into the DPL SFR and DPH SFR. Set by the user to select the shadow data

pointer, meaning that the contents of a separate 16-bit register appear in the DPL SFR and DPH SFR.

ADE5166 数据表(PDF) 91 Page - Analog Devices

ADE5166 数据表(HTML) 91 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载